
Pioneer sound.vision.soul

Service Manual



ORDER NO. RRV2650

DV-47Ai

THIS MANUAL IS APPLICABLE TO THE FOLLOWING MODEL(S) AND TYPE(S).

Model	Туре	Power Requirement	Regional restriction codes (Region No.)	Remarks
DV-47Ai	KUXJ/CA	AC120V	1	



SAFETY INFORMATION



This service manual is intended for qualified service technicians; it is not meant for the casual do-it-yourselfer. Qualified technicians have the necessary test equipment and tools, and have been trained to properly and safely repair complex products such as those covered by this manual.

Improperly performed repairs can adversely affect the safety and reliability of the product and may void the warranty. If you are not qualified to perform the repair of this product properly and safely, you should not risk trying to do so and refer the repair to a qualified service technician.

WARNING

В

С

D

Ε

This product contains lead in solder and certain electrical parts contain chemicals which are known to the state of California to cause cancer, birth defects or other reproductive harm.

Health & Safety Code Section 25249.6 - Proposition 65

NOTICE

(FOR CANADIAN MODEL ONLY)

Fuse symbols - (fast operating fuse) and/or - (slow operating fuse) on PCB indicate that replacement parts must be of identical designation.

REMARQUE

(POUR MODÈLE CANADIEN SEULEMENT)

Les symboles de fusible — (fusible de type rapide) et/ou — (fusible de type lent) sur CCI indiquent que les pièces de remplacement doivent avoir la même désignation.


(FOR USA MODEL ONLY) -

1. SAFETY PRECAUTIONS

The following check should be performed for the continued protection of the customer and service technician.

LEAKAGE CURRENT CHECK

Measure leakage current to a known earth ground (water pipe, conduit, etc.) by connecting a leakage current tester such as Simpson Model 229-2 or equivalent between the earth ground and all exposed metal parts of the appliance (input/output terminals, screwheads, metal overlays, control shaft, etc.). Plug the AC line cord of the appliance directly into a 120V AC 60 Hz outlet and turn the AC power switch on. Any current measured must not exceed 0.5 mA.



ANY MEASUREMENTS NOT WITHIN THE LIMITS OUTLINED ABOVE ARE INDICATIVE OF A POTENTIAL SHOCK HAZARD AND MUST BE CORRECTED BEFORE RETURNING THE APPLIANCE TO THE CUSTOMER.

2. PRODUCT SAFETY NOTICE

Many electrical and mechanical parts in the appliance have special safety related characteristics. These are often not evident from visual inspection nor the protection afforded by them necessarily can be obtained by using replacement components rated for voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in this Service Manual.

Electrical components having such features are identified by marking with a \triangle on the schematics and on the parts list in this Service Manual.

The use of a substitute replacement component which does not have the same safety characteristics as the PIONEER recommended replacement one, shown in the parts list in this Service Manual, may create shock, fire, or other hazards.

Product Safety is continuously under review and new instructions are issued from time to time. For the latest information, always consult the current PIONEER Service Manual. A subscription to, or additional copies of, PIONEER Service Manual may be obtained at a nominal charge from PIONEER.

F

Ͻ\/-47Ai

2

3

[Important symbols for good services]
In this manual, the symbols shown-below indicate that adjustments, settings or cleaning should be made securely.
When you find the procedures bearing any of the symbols, be sure to fulfill them:

1. Product safety



You should conform to the regulations governing the product (safety, radio and noise, and other regulations), and should keep the safety during servicing by following the safety instructions described in this manual.

2. Adjustments



To keep the original performances of the product, optimum adjustments or specification confirmation is indispensable. In accordance with the procedures or instructions described in this manual, adjustments should be performed.

3. Cleaning



For optical pickups, tape-deck heads, lenses and mirrors used in projection monitors, and other parts requiring cleaning, proper cleaning should be performed to restore their performances.

4. Shipping mode and shipping screws



To protect the product from damages or failures that may be caused during transit, the shipping mode should be set or the shipping screws should be installed before shipping out in accordance with this manual, if necessary.

5. Lubricants, glues, and replacement parts



5

Appropriately applying grease or glue can maintain the product performances. But improper lubrication or applying glue may lead to failures or troubles in the product. By following the instructions in this manual, be sure to apply the prescribed grease or glue to proper portions by the appropriate amount. For replacement parts or tools, the prescribed ones should be used.

DV-47Ai

3

Α

В

D

Ε

CONTENTS

	SAFETY INFORMATION	
	1. SPECIFICATIONS	
١.	2. EXPLODED VIEWS AND PARTS LIST	
	2.1 PACKING	
	2.2 EXTERIOR SECTION	
	2.3 FRONT PANEL SECTION	
	2.4 LOADING MECHA ASSY	
_	2.5 TRAVERSE MECHANISM ASSY-S	14
<u>.</u>	3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM	16
	3.1 BLOCK DIAGRAM	
	3.2 LOAB ASSY and OVERALL WIRING DIAGRAM	20
	3.3 DVDM ASSY 1/4 [FTS BLOCK]	22
	3.4 DVDM ASSY 2/4 [FR BLOCK]	
	3.5 DVDM ASSY 3/4 [EBY/AV1 BLOCK]	
3	3.6 DVDM ASSY 4/4 [VENC BLOCK]	
	3.7 JACB ASSY 1/2 [AUDIO BLOCK]	
	3.8 JACB ASSY 2/2 [VIDEO BLOCK]	
	3.9 SACDB ASSY	
	3.10 FLKY and KEYB ASSYS	
	3.11 ILKB ASSY	
	3.12 POWER SUPPLY UNIT	
	3.13 WAVEFORMS [DVDM ASSY]	
	3.14 WAVEFORMS [JACB ASSY]	
	4. PCB CONNECTION DIAGRAM	
	4.1 LOAB ASSY	
	4.2 DVDM ASSY	
;	4.3 JACB ASSY	
	4.4 SACDB ASSY	
	4.5 ILKB ASSY	
	4.6 FLKY and KEYB ASSYS	
	4.7 POWER SUPPLY UNIT	
	5. PCB PARTS LIST	
	6. ADJUSTMENT	
	6.1 ADJUSTMENT ITEMS AND LOCATION	
	6.2 JIGS AND MEASURING INSTRUMENTS	
	6.3 NECESSARY ADJUSTMENT POINTS	
	6.4 TEST MODE	
	6.5 MECHANISM ADJUSTMENT	
)	7. GENERAL INFORMATION	
	7. GENERAL INFONIVIATION	
	7.1.1 ID NUMBER AND ID DATA SETTTING	
	7.1.1 ID NOWBER AND ID DAIA SETTING	
	7.1.2 SELF-DIAGNOSIS FONCTION OF FICKOF DEFECTIVE	
•	7.1.4 SELF-DIAGNOSIS FUNCTION	
	7.1.5 FUNCTION SPECIFICATION OF THE SERVICE MODE	• • • • • • • • • • • • • • • • • • • •
	7.1.6 ERROR DISPLAY 7.1.7 TEST POINTS LOCATION & WAVEFORMS	
	7.1.8 TROUBLE SHOOTING	
	7.1.9 DISASSEMBLY	
•	7.2 IC	
	7.3 DISC / CONTENT FORMAT PLAYBACK COMPATIBILITY	
	7.4 CLEANING	144

1. SPECIFICATIONS

System
DV-47Ai AC 120 V, 60 Hz Power consumption DV-47Ai 14 W
DV-47Ai 14 W
Power consumption (standby) 0.4 W
Weight
DV-47Ai 5.1 kg (11lb 3oz)
Dimensions DV-47Ai 420 (W) x 103 (H) x 278 (D) mm (16 ³ / ₄ (W) x 4 ¹ / ₈ (H) x 11 ¹ / ₈ (D) in.)
Operating temperature +5°C to +35°C (+36°F to +96°F)
Operating humidity 5% to 85% (no condensation)
Component Video output (Y, P _B , P _R)
Output level Y: 1.0 Vp-p (75 Ω)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
S-Video output
Y (luminance) - Output level 1 Vp-p (75 Ω)
C (color) - Output level
Video output
Output level
Jack RCA jack
Audio output (1 stereo pair)

Audio output (multi-channel / L, R, C, SW, LS, RS) Output level
Number of channels
Audio characteristics
Frequency response
Digital output Optical digital output Optical digital jack Coaxial digital output RCA jack
Other terminalsControl in

Video cable1 Power cable1 Remote control 1 AA/R6P dry cell batteries2

- Manufactured under license from Dolby Laboratories. "Dolby" and the double-D symbol are trademarks of Dolby Laboratories.
- "DTS" is a registered trademark of Digital Theater Systems, Inc.
- TruSurround and the () * symbol are trademarks of SRS Labs, Inc. TruSurround technology is incorporated under license from SRS Labs, Inc.

Accessories

Operating Instructions

Ε

В

2. EXPLODED VIEWS AND PARTS LIST

NOTES: ● Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.


- Screws adjacent to **▼** mark on product are used for disassembly.
- For the applying amount of lubricants or glue, follow the instructions in this manual. (In the case of no amount instructions, apply as you think it appropriate.)

2.1 PACKING

Α

D

Ε



3

2

DV-4/AI

PACKING parts List

5

		•	
Mark	<u>No.</u>	<u>Description</u>	Part No.
<u> </u>	1	Power Cable	ADG7052
	2	Stereo Audio Cable (L = 1.5m)	VDE1052
	3	Video Cable (L = 1.5m)	VDE1053
	4	4-pin S400 i.LINK Cable	VDE1076
		(L = 1.5m)	
NSP	5	AA/R6P Dry Cell Battery	VEM1031
	6	Remote Control	VXX2839
	7	Battery Cover	VNK4423
NSP	8	Warranty Card	ARY7045
	9	Operating Instructions (English)	VRB1299
	10	Polyethylene Bag	VHL1051
	11	Pad F	VHA1311
	12	Pad R	VHA1312
	13	Packing Case	VHG2247
	14	Mirror Mat Sheet	VHL1068


V-47Ai ______7

В

D

Ε

•



EXTERIOR SECTION parts List

EXTERIOR SECTION parts List					
Mark No.	<u>Description</u>	Part No.	Mark No.	<u>Description</u>	<u>Part No.</u>
1	DVDM Assy	VWS1534			
2	••••		51	F Cushion 2	VEB1350
3	JACB Assy	VWV1916	52	Screw	BBZ26P060FZK
4	SACDB Assy	VWG2353	53	Screw	BBZ30P060FCC
	-		54	Screw	BBZ30P060FMC
5	ILKB Assy	VWG2391	_	Screw	
			55	Screw	BBZ30P080FZK
⚠ 6	POWER SUPPLY Unit	VWR1361			
7	••••		56	Screw	BBZ30P180FMC
	AC Inlet Assy	ADX7406	57	Screw	BCZ40P060FZK
NSP 9	Earth Lead Unit	VDA1903	58	Screw	BPZ30P100FMC
10	Connector Assy	PF13PP-D25	59	Screw	CBZ30P080FZK
			60	Screw	IBZ30P080FCC
11	Connector Assy	PG05KK-E30			
12	FFC (30P, JACB)	VDA1905	61	Screw	PPZ30P080FMC
13	FFC (21P, JACB)	VDA1906	62	Screw	Z39-019
			NSP 63	ID Label	VRW1877
14	FFC (17P, FLKB)	VDA1907	NSP 64	Energy Star Label	AAX7876
15	••••		NSF 04	Lifergy Star Laber	AAX7070
16	FFC (20P, DSP)	VDA1909			
17	FFC (40P, SACD)	VDA1910			
18	FFC (13P, ILKB)	VDA1912			
19	FFC (24P, ILKB)	VDA1924			
20	F Cushion	VEB1348			
21	Gasket (6.4X9.5)	VEC2322			
<u> </u>	Housing Assy	VKP2284			
23	Ferrite Core				
		VTH1044			
24	Ferrite Core	VTH1045			
NSP 25	Binder	ZCA-BK1			
NSP 26	01 LOADING MECHA Assy	VWT1203			
NSP 27	PCB Spacer (3X6)	AEC7156			
28	Mini Clamp	AEC7373			
NSP 29	PCB Support	REC1285			
30	PCB Support	VEC2184			
31	••••				
32	PCB Holder	VEC2283			
33	• • • •	VEOLLOO			
NSP 34	Bottom Plate	VNA2469			
35	Rear Panel	VNA2489			
	D 01 :	1/114.053 :			
NSP 36	Base Chassis	VNA2521			
37	MH Spacer 2	VEC2319			
38	Mechanism Holder	VNE2266			
NSP 39	PCB Base	VNE2276			
40	Adapter 27L	VNL1926			
41	Adapter 27R	VNL1927			
42	Insulator	PNW2766			
43	PCB Holder	VNE2280			
44	• • • • •				
45					
_		1411/2007			
46	Tray Panel	VNK5084			
47	Door	VEC2302			
48	Bonnet S	VXX2846			
49	••••				
NSP 50	Cord with Plug	DE012VF0			

В

D

Ε

5 **a** 6 **b** 7 **a** 8

10

В

С

Ε

F

2

DV-47Ai

4 ■

FRONT PANEL SECTION parts List

Mark No.	Description	Part No.
1	FLKY Assy	VWG2357
2	KEYB Assy	VWG2368
3	FFC (17P, FLKB)	VDA1907
4	Aluminum Panel	VAH1393
5	Pioneer Badge	PAN1376
6	FL Filter	VEC2280
7	FL Lens	VEC2295
8	Front Panel Assy	VXA2521
9	Screw	BBZ30P080FZK

В

C


D

.

Е

F

2.4 LOADING MECHA ASSY



LOADING MECHA ASSY parts List

	Mark No.	<u>Description</u>	Part No.	Mark No.	<u>Description</u>	Part No.
	NSP 1	LOAB Assy	VWG2346	16	Drive Gear	VNL1923
	2	Traverse Mechanism Assy-S	VXX2858	17	SW Lever	VNL1925
	3	Loading Motor Assy	VXX2505	18	Clamper Plate	VNE2251
	4	Motor Pulley	PNW1634	19	Bridge	VNE2252
E	5	Carriage DC Motor / 0.3W	PXM1027	20	Clamper	VNL1924
	6	Flexible Cable (26P)	VDA1864	21	Screw	JGZ17P028FMC
	7	Connector Assy 2P	VKP2253	22	Screw	Z39-019
	8	Float Rubber	VEB1327	23	Tray	VNL1920
	9	Belt	VEB1330			
	10	Stabilizer	VNE2253			
	11	Loading Base	VNL1917			
	12	Float Base DVD	VNL1918			
_	13	Drive Cam	VNL1919			
F	14	Gear Pulley	VNL1921			
	15	Loading Gear	VNL1922			


12

В

С

D

-



■ 8

_

В

С

D

Ε

F

TRAVERSE MECHANISM ASSY-S parts List

Mark No.		<u>Description</u>	Part No.
	1	Spindle Motor	VXM1088
	2	Stepping Motor	VXM1090
A	3	Dielaun Aceu C	OXX8004
<u> </u>	-	Pickup Assy-S	
	4	Skew Screw	VBA1080
	5	Skew Spring	VBH1335
	6	Guide Bar	VLL1514
	7	Sub Guide Bar	VLL1515
	8	Hold Spring	VNC1017
	9	Joint Spring	VNC1019
	10	Support Spring	VNC1020
NSF	11	Mechanism Chassis	VNE2248
	12	Slider	VNL1811
	13	Spacer	VNL1913
	14	Joint	VNL1914
	15	FFC Holder	VNL1915
	16	Screw	BBZ20P050FZK
	17	Tapping Screw	OBA8009
	18	Screw	PMA26P100FMC

VEB1335

19 Damper Sheet

_ 15

7

8

Α

В

С

D

Е

6

3. BLOCK DIAGRAM AND SCHEMATIC DIAGRAM

3.1 BLOCK DIAGRAM

■ SIGNAL ROUTE


В

С

D

Ε

F




16

-

3

DV-47Ai




DV-47Ai

7 - 8

_

5 6 8 В С D Ε DV-47Ai 19 8 5

3.2 LOAB ASSY and OVERALL WIRING DIAGRAM



Note: When ordering service parts, be sure to refer to "EXPLODED VIEWS and PARTS LIST" or "PCB PARTS LIST".

20

Α

В

С


D

Ε


F


-

DV-47Ai



DV-47Ai






В


С

D

Ε

F





DV-47Ai

В

Α

В

С

D

Ε

F

B 3/4

26

DV-47Ai

2

: The power supply is shown with the marked box. DATA2A DATA1A BCKA1 BCKA2 AOD AOØ LRCKA1 LRCKA2 B 1/4 SDSP **B** 2/4 from B 4/4 IC786 В **B** 4/4 **B** 2/4 CN502, CN701, CN912, IC552 AUDIO 98888 IC751 MITSUBISHI AV-1M65776AFP MPEG, DVD-Audio, DTS Decoder and Progressive scan Processer B 2/4 Ε MEMORY : RF (VIDEO) SIGNAL ROUTE 64MSDRAM : VIDEO DATA SIGNAL ROUTE : AUDIO DATA SIGNAL ROUTE $\stackrel{ ext{(D)}}{ ext{\top}}$: AUDIO (DIGITAL) SIGNAL ROUTE PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Y] : PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Pb] : PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Pr]

5

5

В


С


D

Ε


28

DV-47Ai





3.8 JACB ASSY 2/2 [VIDEO BLOCK]



(V)
: Y SIGNAL ROUTE
(Y)
: Y SIGNAL ROUTE
(C)
: C SIGNAL ROUTE
(Pb)
: Pb SIGNAL ROUTE
(Pr)
: Pr SIGNAL ROUTE
(P-Y)
: PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Y]
(P-Pr)
: PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Pb]
(P-Pr)
: PROGRESSIVE SCAN VIDEO SIGNAL ROUTE [Pr]
(D)
: AUDIO (DIGITAL) SIGNAL ROUTE

C 2/2

32

В

С

D

Ε

2


DV-47Ai

-

: The power supply is shown with the marked box.

8

7



6

5


5

All *** are stand by.

D

Ε

3.9 SACDB ASSY



: The power supply is shown with the marked box.


Note w- 1608 (AD) : AUDIO DATA SIGNAL ROUTE (D) : AUDIO (DIGITAL) SIGNAL ROUTE

В

С

D

Ε



6

5

35


Α

В

С


D

F



5 **-** 6 **-** 7 **-** 8

: The power supply is shown with the marked box.



EF

DV-47Ai

5

01

Α

В

С

D

Ε


3.11 ILKB ASSY

В

D

Ε

F



38

1

_

2

3

5

5

: The power supply is shown with the marked box.


Α

В

С

D

Ε



8

3.12 POWER SUPPLY UNIT

FOR CONTINUED PROTECTION AGAINST RISK OF FIRE. REPLACE ONLY WITH SAME TYPE NO. 491.800 MFD, BY LITTELFUSE INC. FOR P101 (AEK7063). CAUTION:

Α

В

С

D

Ε

F

FOR CONTINUED PROTECTION AGAINST RISK OF FIRE. REPLACE ONLY WITH SAME TYPE NO. 49101.6 MFD, BY LITTELFUSE INC. FOR P102 (AEK7066). CAUTION:

In case of repairing, use the described parts only to prevent an accident.
 Please write the red \(\sum \) mark on the board when the primary section of POWER SUPPLY (SYPS) Unit is repaired.

«NOTE OF SPARE PARTS IN POWER SUPPLY (SYPS) UNIT

G POWER SUPPLY UNIT (VWR1361)

Please take care to keep the space, not touching other parts when replacing the parts.

CN2 △

DNISUOH YSSA

≪ 25

< b

REK1101

AC INLET

2

 \triangleleft

CN

FOR CONTINUED PROTECTION AGAINST RISK OF FIRE. REPLACE ONLY WITH SAME TYPE NO. 491002 MFD, BY LITTELFUSE INC. FOR P104 (AEK7067).

CAUTION

O SW+3.3V 13 O P_CONT O SW+12V 9 ○ E+6V(A) O E+6V(B) CN101 O GND 6, 8, 10, 12 O FLDC-5 O E+4∨ P102 AEK7066 ▲ 1.64 ▲ P104 AEK7067 2.0A ₽<u>1</u>03 . 010e IIro 0 #0EH AEK7063 A R301 60T CI 15 1111 R310 ģ

3

32/4 CN401

CAUTION - FOR CONTINUED PROTECTION AGAINST RISK OF REPLACE WITH SAME TYPE AND RATINGS ONLY. NOTE FOR FUSE REPLACEMENT

CAUTION: FOR CONTINUED PROTECTION AGAINST RISK OF FIRE.
REPLACE ONLY WITH SAME TYPE NO. 49101.6 MFD, BY
LITTELFUSE INC. FOR P103 (AEK7012). FIRE.

4

G

1

DV-47Ai

28

1 436

5‡€

3

G

В


D

Ε

Note: The encircled numbers denote measuring point in the schematic diagram.

DVDM ASSY

Measurement condition: No. 1 to 4 and 6 to 11: MJK1, Title 1-chp 1 No. 5: CD, ABEX-784 Track 1 No. 12 to 14 : DVD-REF-A1, T2-Chap.1 No. 15 to 20 : DVD-REF-A1, T2-Chap.19




3.14 WAVEFORMS [JACB ASSY]

Α Note: The encircled numbers denote measuring point in the schematic diagram.

C JACB ASSY

Measurement condition: No. 21 to 25 : DVD-REF-A1, T2-Chap.1




В


С


D

Ε

F







DV-47Ai

4. PCB CONNECTION DIAGRAM 4.1 LOAB ASSY

NOTE FOR PCB DIAGRAMS:

- 1. Part numbers in PCB diagrams match those in the schematic diagrams.
- 2. A comparison between the main parts of PCB and schematic diagrams is shown below.

Symbol In PCB Diagrams	Symbol In Schematic Diagrams	Part Name
000 B C E	E B B C C C C C C C C C C C C C C C C C	Transistor
• <u>000</u> B C E	B O	Transistor with resistor
000 D G S		Field effect transistor
@00\\ @00\\	*******	Resistor array
000		3-terminal regulator

3. The parts mounted on this PCB include all necessary parts for several destinations.


8

В


D

Ε


- For further information for respective destinations, be sure to check with the schematic diagram.
- 4. View point of PCB diagrams.




SIDE A SIDE B



(VNP1836-B)



4.2 DVDM ASSY



SIDE B **B** DVDM ASSY (VNP1886-B) IC404 IC902 Q938 Q939 Q936 IC931 IC402 В Q941 Q937 Q102 Q940 Q101 IC553 IC101 IC786 IC552 Q106 Q104 IC304 IC781 IC491 Q241 IC351 Q210 IC251 IC211 IC701 Q601 IC603 IC741

В

= 8

4.3 JACB ASSY

SIDE A


В

С

D

Ε





IC702 IC101 IC102

C

1

DV-47Ai

_

SIDE A

В

С

Ε

8

B CN551 BLACK RED & WHITE BLACK CN101 白赤 置 白赤 峀 0 109AL CONTACT SIDE O W227 VMUTE S PC -788 tqNV **JACB** O CUDD O CUDD O $O_{\frac{\sqrt{38N}}{2}}O$ CN102 ► **D** CN902

5

DV-47Ai 8

SIDE B C JACB ASSY (VNP1887-C) CN101 CN102 Q801 Q360 Q352 Q351 Q350 Q420 Q520 Q510 Q533 Q531 Q431 Q432 Q601 Q320 Q310 Q321 Q362 Q370 Q371 Q410 Q532 Q311 Q312 Q201 IC302 IC305 IC402 IC503 IC202 IC301 IC303 IC403 IC201

D

Ε

SIDE B

В

С

D

Ε

8

 \bigcirc 000 0 0 0 00000 0 ^^ CN204∘ 0 87 8870 0-0000 -&--**%**- 817A VWV1915(655ARL)

VWV1916(476/WY)

VWV1918(7576/WY)

VWV1918(7576/WY)

O

O RXD DTR TXD CTS C/R VSEL1 Chab vSEL1 Chab vSEL1 V/G RND C GND C GN 3 % O O 9 VSEL1 GND — CN701


6

Q701


IC701

C

4.4 SACDB ASSY



4.5 ILKB ASSY




Α

В

D

Ε



SIDE A

В

С

Ε

8


E FLKY ASSY (VNP1891-A) \bigcirc PC (i) J101 2/2 (#) OW152 OW151 000 O W153 S101 **FLKY OPEN** WG2357 0 0 ☐ VWG2358 REV ^g ∇WG2360 S106 STOP 00000000 **FWD** NE M PF2 CN101 B CN402 SIDE B IC101 Q103 Q104 Q105 CN101 -&-161A **C** 811B 231A C116 · -8-0 0 * -%- B195 C101 _____ 0000 Ó 2/2 0 **E** FLKY ASSY (VNP1891-A)

5

Ξ

7 - 8

4.7 POWER SUPPLY UNIT



DV-47Ai

2

- NOTES: Parts marked by "NSP" are generally unavailable because they are not in our Master Spare Parts List.
 - The ⚠ mark found on some component parts indicates the importance of the safety factor of the part. Therefore, when replacing, be sure to use parts of identical designation.
 - When ordering resistors, first convert resistance values into code form as shown in the following examples. Ex.1 When there are 2 effective digits (any digit apart from 0), such as 560 ohm and 47k ohm (tolerance is shown by J=5%, and K=10%).

Ex.2 When there are 3 effective digits (such as in high precision metal film resistors).

 $5.62k \Omega \rightarrow 562 \times 10^{1} \rightarrow 5621 \dots RN1/4PC \boxed{5.621}F$

Mark No. Description	Part No.	Mark No. Description	Part No. PE9015A
LIST OF ASSEMBLIES		IC902	PM0033A
NSP 1LOADING MECHANISM ASSY	VWT1203	/!\ IC403	PQ025EZ01ZP
NSP 2LOAB ASSY	VWG2346	IC481	SM8707HV
1DVDM ASSY	VWS1534	IC786	TC74VHC541FT
		IC303, IC304, IC306	TC7SZU04F
1JCSB ASSY	VWM2148	IC553	TC7WH157FU
2JACB ASSY	VWV1916	IC211	TK15404M
		IC603	VYW2025
1SACDB ASSY	VWG2353	Q210, Q932–Q934, Q936	2SA1576A
		Q210, Q002 Q004, Q000	20A1070A
1FLKB ASSY	VWM2135	Q938, Q939	2SA1576A
2FLKY ASSY	VWG2357	Q241	DTC114EUA
2KEYB ASSY	VWG2368		
		Q101, Q102, Q106	HN1A01F
1ILKB ASSY	VWG2391	Q103, Q104	HN1B04FU
T.I.ERB AGGT	VVV G2551	Q931	RN1911
1POWER SUPPLY UNIT	VWR1361	Q601, Q941	DN4000
			RN4982
		D302, D303	KV1470
		D401, D402	RB051L-40
		D601	RB501V-40
Mark No. Description	<u>Part No.</u>		
		COILS AND FILTERS	
A LOAB ASSY		L304	LCYA1R2J2520
SWITCHES AND RELAYS		L4080, L4090, L4100 CHIP BEADS	VTL1074
		L4110, L4120 CHIP BEADS	VTL1074
S101 REAF SWITCH	VSK1011	L4130, L4820, L4880 CHIP BEADS	VTL1074
		L4910, L4930 CHIP BEADS	VTL1074
<u>OTHERS</u>		E4010, E4000 OTHI BEADO	V121074
CN602 CONNCTOR	S2B-PH-K	L652 CHIP BEADS	VTL1074
CN601 CONNCTOR	S5B-PH-K		
PRINTED CIRCUIT BOARD	VNP1836	L4720 CHIP BEADS	VTL1079
THE OF IOON BOATE	VIVI 1000	L4710 CHIP BEADS	VTL1081
		L4800, L481 CHIP BEADS	VTL1084
DVDM ASSY			
SEMICONDUCTORS		<u>CAPACITORS</u>	
		C480, C481, C662	CCSRCH100D50
IC831	ADV7300AKST	C121, C532, C6270, C950	CCSRCH101J50
IC261, IC302	BA4510F	C953-C955	CCSRCH101J50
IC251	BA6664FM	C314, C474, C798	CCSRCH150J50
IC741, IC901	HY57V161610DTC-8	C100, C133	CCSRCH151J50
IC101	LA9704W	0100, 0100	00011011101000
		C120	CCSRCH181J50
IC201	LC78652W	C484, C485, C487, C667	CCSRCH220J50
IC781	M2V64S40DTP-7	C134, C324, C391, C392	CCSRCH331J50
IC351	M56788AFP		
IC751	M65776AFP	C945, C946	CCSRCH331J50
∫. IC404	MM1385EN	C109	CCSRCH391J50
<u>:</u> 10404	WWWTGGGET	C207 CEEE	CCCDCLI470 IFO
<u></u> ∕!\ IC791	MM1561JF	C297, C555	CCSRCH470J50
∴ IC402	MM1565AF	C241	CCSRCH560J50
		C107, C360	CCSRCH681J50
IC552	PD0274A	C489	CCSRCH8R0D50
IC601	PD6345A	C123, C201, C233, C254	CEV101M16
IC701	PE5286A		
		C368, C369, C413, C414	CEV101M16
	DV-	-47Ai	55

7

Ε

В

		_	-		•
Mark No.	Description	Part No.	Mark No.	Description	Part No.
C103		CEV220M16	R631, R713		RAB4C103J
C205, C326,	C401, C470, C472	CEV221M4	R111		RAB4C220J
C701, C711,	C745, C752, C766	CEV221M4	R113, R534, R	537, R704, R705	RAB4C470J
C781, C791,	C793, C835, C891	CEV221M4			
			R138		RS1/10S0R0J
C903, C908		CEV221M4	R341		RS1/10S101J
C101		CEV470M6R3	R141-R148		RS1/10S220J
C116, C127,	C223, C224, C264	CKSQYB105K10	R364, R369, R	373, R375	RS1/16S1003I
C312, C406,	C407, C415, C416	CKSQYB105K10	R123		RS1/16S1202I
C477, C794,	C795	CKSQYB105K10			
			R843, R855		RS1/16S1501I
C216, C313,	C351, C427, C531	CKSRYB102K50	R358, R361		RS1/16S1503I
C533, C534,	C606, C617, C621	CKSRYB102K50	R755		RS1/16S1801I
	C831, C925, C926	CKSRYB102K50	R936, R944, R	950, R966, R973	RS1/16S3000I
C951	, ,	CKSRYB102K50	R978	,	RS1/16S3000
	C203, C220, C225	CKSRYB103K50			
,,	,,		R754		RS1/16S3001
C234, C261,	C320-C322, C330	CKSRYB103K50	R751		RS1/16S3301
C404, C426,	· ·	CKSRYB103K50	R132		RS1/16S4702
C108, C111,		CKSRYB104K16		363, R368, R372	RS1/16S6802I
		CKSRYB104K16	R374	JOU, 11000, FIG/2	RS1/16S6802I
C212, C213, C213, C248, C251			no/4		no i/ 10000021
U248–U251,	C255, C263, C315	CKSRYB104K16	D0E7 (D. 4.0)		\/0814407
C017		CKCDAD404640	R257 (R=1.0)	-0 0\	VCN1127
C317		CKSRYB104K16	R258, R259 (R	,	VCN1128
C106		CKSRYB152K50	Other Resistors	;	RS1/16S###J
C208		CKSRYB222K50			
C266	0010 00	CKSRYB224K10	<u>OTHERS</u>		
C206, C214,	C242, C357	CKSRYB472K50	CN401 PH CC		S13B-PH-SM3
_	_		CN103 CONN	IECTOR	S5B-PH-SM3
	C122, C253, C256	CKSRYF104Z25	9006 FLEXIBL	LE CABLE	VDA1681
	C359, C365, C366	CKSRYF104Z25	CN114 4P CC		VKN1409
	C631, C723, C755	CKSRYF104Z25	CN115 12P C		VKN1416
C758, C761,	C762, C767, C768	CKSRYF104Z25		-	
C836, C840,	C848, C849	CKSRYF104Z25	CN402 17P C	ONNECTOR	VKN1421
			CN551 21P C		VKN1425
C895-C899.	C902, C933, C939	CKSRYF104Z25	CN701 24P C		VKN1428
	C126, C130, C200	CKSRYF105Z10	CN701 24F C		VKN1426 VKN1434
C202, C204,		CKSRYF105Z10			
	C226, C230, C232	CKSRYF105Z10	CN502 20P C	ONNECTOR	VKN1460
	C265, C299, C310	CKSRYF105Z10	0000	ONNECTOR	\//\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
0230, 0230,	0203, 0233, 0310	OKS111 103210	CN111 26P C		VKN1790
C210 C222	C328, C329, C409	CKSRYF105Z10	CN531 FFC C		VKN1794
	· ·		,	RTH METAL FITTING	VNF1109
C412, C418,		CKSRYF105Z10	X481 (27.000M	,	VSS1159
C475, C476,		CKSRYF105Z10	X601 (16.5MHz	2)	VSS1160
	C556, C602–C605	CKSRYF105Z10			
C607, C608,	C610, C613-C616	CKSRYF105Z10	A LAGE A	ccv	
0010 0055	0000 0704	OKODYE405740	C JACB A		
C618, C657,	·	CKSRYF105Z10	<u>SEMICONDUC</u>	CTORS	
C706-C710,		CKSRYF105Z10	IC401, IC501		DSD1702EG
	C724–C732, C735	CKSRYF105Z10	IC701		LA73054
C741–C744,	,	CKSRYF105Z10	IC302-IC305, I	C402, IC502	NJM5532MD
C753, C754,	C/56, C757	CKSRYF105Z10	∕!\ IC102		NJM78M05FA
			⚠ IC101		NJM78M08FA
C759, C760,		CKSRYF105Z10	<u>.</u>		
•	C782-C790, C792	CKSRYF105Z10	IC301		PCM1738EG-
C797, C832-	C834, C837-C839	CKSRYF105Z10	/!\ IC702		PQ05RD11
·	C893, C900, C901	CKSRYF105Z10	/!\ IC702 IC201		TC74VHC157
C904-C907,	C909-C918	CKSRYF105Z10	IC201 IC202		TC7SH08F
,					
C921-C924,	C927-C930	CKSRYF105Z10	IC203		TC7SHU04F
C956, C957		CKSRYF105Z10	0010 0000 0	400 0500 050:	004400=11
•	C422 (100/6.3)	VCH1194		432, Q532, Q534	2SA1037K
	C424, C601 (150/4)	VCH1195	Q601, Q801, Q		2SC2412K
C623, C702,	. ,	VCH1195		360, Q361, Q410	2SD2114K
0020, 0702,	0/31 (130/4)	VOITITEO	Q420, Q510, Q		2SD2114K
C400 C405 /	47/1C)	VCH1010	Q201, Q310, Q	311, Q320, Q321	DTC114YK
C403, C405 (,	VCH1210			
C411, C419 (100/6.3)	VCH1211	Q430, Q431, Q	530, Q531, Q533	DTC114YK
			D701–D712, D		1SS355
RESISTORS			D380	,	UDZS6.2B
R831, R832		RAB4C0R0J	000		
R924-R927		RAB4C101J	COILS AND F	II TERS	
			JOILS AND I	<u></u>	
56		DV	/-47Ai		
	_	0		_	

/lark No.	<u>Description</u>	Part No.	<u>Mark</u> No.	<u>Description</u>	<u>Part No.</u>
	CHIP BEADS	VTL1089	D SACD	B ASSY	
APACITOR	28		SEMICONDU		
C307, C406,		CCSRCH331J50	<u>SEIMICONDO</u> <u>↑</u> !\ IC906	<u> </u>	BA25BC0FP
	C118–C120, C801	CCSRCH470J50	IC901		CXD2753R
C702. C721	0110 0120, 0001	CEAT101M16	IC902		HY57V161610DTC-8
, -	C742, C751, C753	CEAT101M10	/!\ IC808		MM1561JF
C761, C741,	0742, 0731, 0730	CEAT102M6R3	IC904		TC7SH00FU
C725, C762,	C763	CEAT471M6R3	IC991		TC7SHU04F
C110		CEHAZA471M6R3	IC806		TC7SH04FU
C605		CEJQ101M16	IC905		TC7WH74FU
C604		CEJQ1R0M50	IC801		XCA56367PV150
C411, C421,	C511, C521	CKSRYB272K50	0011 0 4110	EU TEDO	
C117 C407	C413, C423, C507	CKSRYF104Z25	COILS AND	FILI ERS	I OVA I DO 10500
, ,	C704, C711–C716	CKSRYF104Z25	L801	OLUD DE ADO	LCYA1R0J2520
C752, C754,		CKSRYF104Z25	L9/1-L9/9	CHIP BEADS	VTL1074
	C114, C202, C204	CKSRYF105Z10	O A DA OITOD	•	
	C503, C601, C606	CKSRYF105Z10 CKSRYF105Z10	CAPACITOR	<u>5</u>	
JJUZ, U4U3,	0000, 0001, 0000	ONOTHE 100Z 10	C903		CCSRCH100D50
C703 C722-	-C724, C726, C805	CKSRYF105Z10	C950		CCSRCH102J50
	C344, C346 (470P)	VCE1035	C931		CCSRCH470J50
	C340, C341 (4700P)	VCE1035 VCE1046	,	C839, C840, C844	CEJQ221M6R3
	C320, C321 (2200P)	VCE1048	C901, C909,	C911, C922, C926	CEJQ221M6R3
	C512, C522 (1608CH33		_		
0412, 0422,	0312, 0322 (100001100	01) VOITIZZO	C944, C951	_	CEJQ221M6R3
C350 C360	C414, C424, C514 (C= 4	17) VCH1236	C828, C908,	C916	CKSRYB103K50
C530, C300, C524 (C= 47		VCH1236	C827	00.0	CKSRYB473K25
	C314, C324, C338 (C= 1		C807-C812,		CKSRYF105Z10
	C401, C410, C416 (C= 1		C819–C824,	C826, C830-C837	CKSRYF105Z10
	C510, C516, C520 (C= 1		.	0000 0000	01/05: := := :=
J-20, JJ01,	3310, 3310, 3320 (0=1	00, 10111201		C902, C905–C907	CKSRYF105Z10
C107, C109	C201, C301, C303 (C= 3	330)VCH1239	C912–C915,		CKSRYF105Z10
C402, C502		VCH1239		C927-C930, C934	CKSRYF105Z10
	C405, C505 (C= 47)	VCH1239 VCH1240	C937, C938,		CKSRYF105Z10
J000, 0000,	5 700, 5000 (O= 47)	VOITIL-TO	C945–C947,	C955, C956, C991	CKSRYF105Z10
ESISTORS	}		RESISTORS		
R330, R331,		RN1/16SE1001D			50.44.50
, ,	R344, R345	RN1/16SE1001D	All Resistors		RS1/16S###J
R301		RN1/16SE1602D	0711500		
R310, R311,	R320. R321	RN1/16SE2000D	<u>OTHERS</u>		
R410, R420,		RN1/16SE2201D	PCB BIND		VEF1040
-,0,	-, -=-			CONNECTOR	VKN1417
R332, R333,	R342, R343	RN1/16SE3001D		CONNECTOR	VKN1460
	R421, R427, R511	RN1/16SE8201D		CONNECTOR	19R-1.25FJ
R518, R521,	· · · · · ·	RN1/16SE8201D	CN901 FFC	CONNECTOR	VKN1794
R1101		RS1/10S0R0J	_		
R751, R752,	R754, R755	RS1/16S75R0F	= FLKY	ASSV	
. ,					
R757-R761		RS1/16S75R0F	SEMICONDU	<u>JCTORS</u>	
Other Resist	ors	RS1/16S###J	IC101		PE5314B
			IC102		PST3228
THERS			Q103, Q105		2SA1602A
CN705 SO	CKET	AKP7012	Q104		2SC2412K
JA602 OPT		GP1FA502TZ	Q102		DTA124EK
JA801, JA80		RKN1004	2.4		DT0454514
PCB BIND		VEF1040	Q101		DTC124EK
JA302 JACI		VKB1125	A		
			•	AND RELAYS	
JA301 JACI	K	VKB1133	S101-S106		ASG7013
JA703 JACI		VKB1135			
JA702 JACI		VKB1151	CAPACITOR	<u>S</u>	
JA601 JACI		VKB1160		 C107, C108, C161	CCSRCH102J50
	CONNECTOR	VKN1252	C104	• •	CEAL470M6R3
			C100		CEJQ101M6R3
CN701 30P	CONNECTOR	VKN1261	C111		CKSRYB103K50
	CONNECTOR	VKN1267	C116		CKSRYF104Z50
	CONNECTOR	VKN1775	-		
CIVIUZ 19F				C110, C113, C115	CKSRYF105Z10

1	-	2			3	•	4
Mark No.	Description	Part No.		Mark No		Description	Part No.
RESISTORS All Resistors		RS1/16S###J		C275, C C274 C152, C		210, C216, C219	CKSRYB105K6R3 CKSRYB683K16 CKSRYF104Z25
OTHERS CN102 CONNE IC103 REMOTE V101 FL TUBE SPACER CN101 17P CO	RECEIVER UNIT	09P-FJ SPS-452L-H VAW1073 VEC2220 VKN1277		C209, C C217, C	0103, C 0211, C 0218, C	104, C151, C203 213–C215 220–C223, C232 273, C276	CKSRYF104Z25 CKSRYF105Z10 CKSRYF105Z10 CKSRYF105Z10 CKSRYF105Z10
HOLDER X101 (5MHz)		VNF1122 VSS1142		C308, C	C309, C	301, C302, C306 402, C412 212, C401, C405 (150/4)	CKSRYF105Z10 CKSRYF105Z10 VCH1195
E KEYB AS SEMICONDUC D205 D203, D204 D211		NSPB500-0008 SLR-343VC UDZS6.2B		R335, F R110, F	R119, R R339, R R212, R R350, R	129, R220–R223 340 219, R256 353, R363	RAB4C0R0J RAB4C0R0J RAB4C103J RAB4C103J RS1/16S5101F
SWITCHES AN S201–S203	<u>D RELAYS</u>	ASG7013		R281–F R206 Other R		3	RS1/16S56R0D RS1/16S6341D RS1/16S###J
RESISTORS All Resistors		RS1/16S###J		OTHERS	<u> </u>		
OTHERS CN201 CONNE	CTOR 9P SUPPLY UNIT	09R-FJ		CN102 CN101	07P C 13P C 24P C	MHz) CONNECTOR CONNECTOR CONNECTOR 4-TERMINAL	ASS7025 RKN1048 VKN1417 VKN1428 VKN1800
OTHERS ⚠ P103 PROTEC ⚠ P101 PROTEC ⚠ P102 PROTEC ⚠ P104 PROTEC ⚠ F1 FUSE(2A)	TOR(1.6A) TOR(800mA) TOR(1.6A)	AEK7012 AEK7063 AEK7066 AEK7067 REK1101		X101 ((6.14MH	Hz)	VSS1179
ILKB AS SEMICONDUCT							
IC203 IC204 IC101 IC301 IC306, IC308		BU2370FV NJU7093AF PD5787A TC74VHC541FT TC7SH04FU					
IC205, IC302, IC IC201 IC202 D261	309	TC7SH08FU TSB43CA43GGW VYW2026 RB501V-40					
COILS AND FIL L201-L204 (330)		VTH1043					
CAPACITORS C421, C423-C42 C208 C205 C204 C283, C284	25	CCSRCH101J50 CCSRCH102J50 CCSRCH150J50 CCSRCH180J50 CCSRCH221J50					
C411 C231, C261, C27 C404 C403 C307, C422, C42		CEV101M16 CEV470M6R3 CKSQYB102K50 CKSQYF105Z16 CKSRYB102K50					
C279 C206		CKSRYB103K50 CKSRYB104K16					
58 1	-	2	DV-47Ai		3	-	4

В

С

D

Е

6. ADJUSTMENT

6.1 ADJUSTMENT ITEMS AND LOCATION

■ Adjustment Items

[Mechanism Part]


- 1 Tangential and Radial Height Coarse Adjustment
- 2 DVD Jitter Adjustment
- 3 Initialize the Focus Sweep Setting

[Electrical Part]


Electrical adjustments are not required.

■ Adjustment Points (Mechanism Part)

Cautions: After adjustment, adjustment screw locks with the Screw tight.



6.2 JIGS AND MEASURING INSTRUMENTS



DV-47Ai

-0

Ε

В

6.3 NECESSARY ADJUSTMENT POINTS

When

Adjustment Points

■ Exchange Parts of Mechanism Assy










Mechanical point

> Electric point




Exchange the Traverse Mechanism



- * After adjustment, screw locks 2, 3 with the Screw tight.
- Electric point

Exchange PCB Assy





Mechanical point

> **Electric** point


В

С

D

Purpose: To set the sweep which was correct with the individual Traverse mechanism.

Be sure to perform the following step finally when replaced Pickup, Traverse Mechanism and Spindle Motor.




(It is necessary when performed adjustment procedure 2.)

Ε


6.4 TEST MODE


TEST MODE: ON




TEST MODE: DISC SET









8


Α

В

С


TEST MODE: PLAY

<PLAY>





< When playback with the target address of disc (DVD)>

For example, when playback with # 30000



TEST MODE: OFF





D

Ε

_

61

F



В

С

D


Ε

1 Tangential and Radial Height Coarse Adjustment

START

· Remove the servo mechanism.

• Remove a Spacer for height adjustment attached to the back side (shaded area) of the Servo Mechanism (Float Base) with



Spacer for Height adjustment

Turn the Short switch to Short side when removing the Pickup Flexible Cable. (Refer to "7.1.9 DISASSEBLY".)


Cautions:


Because there is not a Spacer for height adjustment in adjustment after the second time, will keep it at need. (This parts is Traverse mechanism exclusive use of a model for 2001 years)





Put a spacer between a Tangential (or Radial) adjustment screw and Mechanism Base and turn each screw to adjust the height. (Refer to "6.1 ADJUSTMENT ITEMS AND





1 2 3 4

3 Initialize the Focus Sweep Setting


В

С

D

Ε

Purpose: To set the sweep which was correct with the individual Traverse mechanism.



Note: Be sure to perform this step when replaced the Pickup or Traverse mechanism.

1 2 3 4

В

D

Ε

7.1 DIAGNOSIS

7.1.1 ID NUMBER AND ID DATA SETTTING

Entering the ID Number and ID Data for Players with DVD-Audio and DVD-RW Compatibility

It is necessary with a player with DVD-audio and DVD-RW compatibility to set an individual number (ID number) and ID data. If the number and data are not set correctly with the following procedure, operations in the future may not be guaranteed. You will find the ID number to be set on the yellow label on the rear panel.

Important: If no yellow label is found on the rear panel, write down the specified ID number by checking it according to "How to confirm the ID number" shown below.

The Input is Necessary When:

- Downloading FLASH-ROM is finished. (The latest version must be downloaded when a repair is made.)
- "No ID Number" is displayed on the screen or FL display immediately after the power is turned on or in Stop mode.
- If "No ID DATA" is displayed, the ID data must be entered.

Note:

Be sure to enter the ID number in Stop mode.


Use the service remote control (GGF1067) for operations. Only opening/closing of the tray are performed from the player. Use Disc No.: GGV1084

How to Input the ID Number and ID Data


1) To enter the input mode, press ESC + STEREO in a status with no ID number set, such as after FLASH-ROM downloading.




(2) As number input is enabled when the unit enters the input mode, input the 9-digit ID number. (The entered number is also displayed on the FL display.)




(3) After inputting the number, press SEARCH to register the ID number.



(4) When the ID number has been registered, the unit enters the ID data input mode. (The FL display indicates "NO ID DATA.") In this condition, place the ID data disc on the tray and close the tray using the CLOSE key "■/▲" on the player.




(5) While the data are being read, the message shown in the figure at left is displayed on the screen. (The FL display indicates "RD ID DATA.")




(6) When the ID data have been read, the data are written to the FLASH-ROM.

(The FL display indicates "WR ID DATA.")




(8) After confirming this message, press CLEAR to exit the input mode.



3


How to Confirm the ID Number

- 1 Press ESC + STEREO with an ID number set, and the unit enters the ID number confirmation mode.
- ② The set ID number is displayed on the screen (and on the FL display), permitting you to confirm it.
- (3) To exit this mode, press CLEAR.




How to Clear the ID Number

- ① Press ESC+STEREO with an ID number set, and the unit enters the ID number confirmation mode.
- 2 Input the same number as the ID number you have set.



(3) After inputting the number, pressSTOP.
Only when the entered number matches the set ID number, the ID number is cleared and the unit exits this mode.
If the numbers do not match, you must return to step 2.
(STOP) is not accepted until 9 digits are entered.)



F

В

С

D

Ε

_

3

Α

В

С

D

Ε

7.1.2 SELF-DIAGNOSIS FUNCTION OF PICKUP DEFECTIVE

This unit can confirm the laser diode current value (DVD: 650nm, CD: 780nm) of pickup on the Test Mode screen. (Press the $|ESC| \rightarrow |TEST|$ keys in order on the test mode remote control unit (GGF1067) to enter the test mode.)

It's effective in case of the following condition.

Symptom

- Indicates "No Disc" in FL display.
- Player does not playback, etc..

5

Procedure of Self-Diagnosis

- 1) Enter the Test mode.
- 2 When diagnosing the 650nm laser diode:

Press the $\boxed{\text{TEST}} \rightarrow \boxed{1}$ keys in order, and turn on the laser diode (It light-up for nine seconds.). When diagnosing the 780nm laser diode:

Press the $|TEST| \rightarrow |4|$ keys in order, and turn on the laser diode (It light-up for nine seconds.).

```
When let it turn on once again after performed 2 once,
After pressed REP.B key once
650nm: Press the TEST → 1 keys in order
780nm: Press the \boxed{\mathsf{TEST}} \rightarrow \boxed{4} keys in order
```

- 3 Confirm the indicated value of the laser diode current (LDI). (Refer to following figure.)
- ④ When indicated value is more than 100, pickup is defective. → Replacement is necessary Replace the Traverse Mechanism Assy or Pickup.


Note: When a DVD disc or a CD disc is played in the test mode, this function is effective.

Character in bold: Item name

☐: Information display $R - \square \square \square \square$ $\mathsf{K} - \square \square$ $C-R \square \square G \square \square$ $\mathsf{B} \square \square$ $M - \square \square$ $S - \square \square$ Laser diode current value -TRKG === LDI-== V — 🗆 🗆 🗆 SK-SPDL-UU AFB-UU AV: $AGC-\square\square\square$ [\square] KS-[000] $MDL: \Box\Box\Box\Box/\Box\Box\Box$ ER-MM-V:□.□□□ FLSH:□ $DSC-\square\square\square$ $BM-\square\square$ S: . . . / . . . $M: \square / \square \square$ J - 🗆 🗆 🗆 J4-|| G-|| || H-0. 000

7.1.3 TEST MODE SCREEN DISPLAY

■ Display Specification of the Test Mode



1 Address indication

В

С

D

Ε

The address being traced is displayed in number. (as for the DVD, indication of decimal number is possible.) DVD: ID indication (hexadecimal number, 8 digits)

[* * * * * * * * *]
CD : A-TIME (min. sec.) [0 0 0 0 * * * *]

- ② Code indication of remote control unit [R * * * *] In case of double code, display a 2nd code.
- 3 Main unit keycode indication [K * *]
- 4 Background color indication [C R** G** B**]
- (1) Tracking status [TRKG * * *]

Tracking on : [ON]
Tracking off : [OFF]

- (2) Laser diode current value [LDI * * *]
- 6 (1) Spindle status [SPDL * * *]

Spindle accelerator and brake, free-runnimg
FG servo
[FG]
Rough, velocity phase servo
[SRV]
Offset addition, rough, velocity phase servo
[O_S]
(2) AFB status [AFB - * *]
ON
[ON]
OFF
[OFF]

7 Mechanism (loading) position value [M - * *]

Unknown : [01] or [41]
Open state : [04]
Close state : [08]
During opening : [12]
During closing : [22]

8 Slider position [S - * * * *]

CD TOC area : [IN]
CD active area : [CD]

9 Output video system [V - * * * *]

NTSC system : [NTSC]
PAL system : [PAL]
Automatic setting : [AUTO]

Scart terminal output [SK - * *]

(Display only the WY model which can do the output setting of scart terminal.)

VIDEO : [00] S-VIDEO : [01] RGB : [02]

(1) Disc sensing [DSC - * * *]

The type of discs loaded is displayed.

[DVD], [CD], [VCD], []

(2) CD 1/3 beam switch [BM - * *]

① Jitter value [J - * * * *]

Make the jitter four times, and renew it in every 0.5 second. [J4 - **]

- (2) Version of the AV-1 chip / version of firmware [AV: * * / * * * * * * * *]
- (13) Version of the FL controller [FL: * * * *]
- (4) Region setting of the player [REG: *] Setting value: [1] to [6]
- (5) Destination setting of the FL controller [MDL: * * * * / * * *]

Four characters in the front represent the type of model. Three characters in the back represent the destination code. J: /J, K: /KU, /KC, /KU/KC, R: /RAM/RL/RD, LB: /LB,

WY: /WY

- (6) Part number of the flash ROM and system controller [******/******]
- (7) Version of the flash ROM [V: *. * * *]
 Flash ROM size [FLSH = *]
- (8) Revision of the system controller [S: * . * / * * *]

68

,

-4/A

3

(9) (1) Revision of the DVD mechanism controller

[M: */**]

(2) Part number of the GUI-ROM (OEM model)

6

7

8

Α

В

С

D

[GUI: * * *]

(3) HOST conversion [HOST: * * *]

② AGC setting [AGC -***[*]]

5

AGC on : [AGC-ON] AGC off : [AGC-OFF]

[1]: RFAGC on [0]: RFAGC off

22 FTS servo IC information

DSP coefficient indication [KS - [****] ****] Displays the address (four digits) of the specified coefficient and the setting value (four digits) with [TEST] and [9] keys.

23 Error rate indication

- ① C1 error value of CD [ER C1 * * * *]
- ② C1 error value of DVD [ER * * * * * * *]

② Internal operation mode of mechanism controller [MM - * * : * *]

Internal mechanism mode (2 digits) and internal mechanism step (2 digits) of the mechanism controller

DV-4/AI

Ε

Г

When enter the service mode, self diagnosis mode operates with the "ESC"+"CHP/TIM" keys automatically.

① Mechanism Error History (past eight times of error is displayed)

Two columns of the beginning display the error status for mechanism controller.

(the details of error contents refer to "7.1.4 Error Display".)

Eight columns of the back display the count UP value (turned count up every 20msec) from the power-up.

Example) 32h ≒ 1 sec, BB8h ≒ 1 min, 2BF20h ≒ 1 hour

In addition, when there was error after power-up immediately (till initial setting is completed), turn the most significant bit to ON.

2 Check Item Display of Self Diagnosis Function

```
a) AV1 Host Bus check (possible the check only during stop) (Read & Write process of an internal specific register)
```

AV_1 : OK : — ⇒ not yet check : HOST BUS NG ⇒ HOST bus NG

b) Bus check between AV1 SDRAM (possible the check only during stop) (Read & Write process to the SDRAM)

AV_2 : OK

— ⇒ not yet check

: AV1-SDRAM BUS NG ⇒ Bus NG between AV1 and SDRAM

c) DMA transfer port check from F.E. to AV1 (during stop, possible the check only in DVD or NO DISC)

(writing from F.E to SDRAM and reading of SDRAM)

AV_3 : OK

— ⇒ not yet check

: FE-AV1 DMA NG

Bus NG between F.E and SDRAM installed outside of AV1

d) Video encoder (ADV****) check (Read of the specific register)

VE : OK

: NG ADV, ⇒ ADV register reading NG

: NG > ADV, ⇒ ADV communication NG of FR to video encoder : NG > PRO ⇒ Communication NG from EBY to progressive decoder

e) DSP check (Read of the specific register)

DSP : OK

: NG \Rightarrow DASP NG

f) SACD check (Read of the specific register)

SACD : OK

C

D

Ε

: NG ⇒ SACD NG

g) 1394 relation HOST controller check

HOST : OK

: NG \Rightarrow HOST controller NG


h) 1394 relation Mercury CHIP check

MERC : OK

: NG ⇒ Mercury CHIP NG

Display the mechanism error history and self diagnosis result by pressing the "CHP / TIM" key once again. Afterwards press the "CHP / TIM" key with toggle and change the display.

Display screen of mechanism error history and self diagnosis result




70

.

DV-47Ai

FL indication contents



* Mark: When even once causes AV1 error, lights.

• Screen display of the service mode

Indicate to the screen with the "ESC"+"CHP/TIM" kevs. Release the indication with the "ESC" key. Indication contents

1 ID Address

2 DVD in playback: Error rate regular indication and exponent indication

CD/VCD in playback indicates the number of correct frame of C1 error /5 seconds.

3 Self diagnosis indication

Indicate the self diagnosis result whether the F.E is normal.

Self Check : During FE checks

: Abnormality is not found in F.E. Self Check OK Self Check Error : Abnormality is found in F.E.

Indicate the mechanism error history and self diagnosis result by pressing the "CHP / TIM" key once again.

Afterwards press the "CHP / TIM" key with toggle and change

Indication of the mechanism error history and self diagnosis result refer to "7.1.1 self diagnosis function".

4 Error information indication of the AV decoder

When a retry occurred in reading from the disc, a history indicates the occurrence location and the occurrence reason. History is indicated to past seven times.

Eight columns of the beginning show the physical address which occurred of retry.

As for four columns of next, bitmap indicates EDC status. LSB shows the first sector during a block and MSB shows a last

Following field indicates the retry number of times. One digit in front of " / " shows number of times of the retry by EDC Error which occurred in the same block in succession.

One digit after " / " shows number of times of the retry by ID Check Error which occurred in the same block in succession. " of last one digit shows the EDC Check NG Count Over.

" # " shows the ID Check NG Count Over.

When " * " and " # " are not indicated, show that data were rightly readable by retry process.

Indicate the error information that detected with the Audio/Video Decoder. When error occurred, a history indicates the occurrence time and the occurrence reason. History is indicated to past seven times.

Field in front of ":" indicates the error information of Audio/Video Decoder.

(Indication information is different from Fujitsu Decoder with Mitsubishi Decoder)

02 model is 656 series and 757 series is Mitsubishi model.

• Specification for the Audio/Video Decoder (M65773FP) model of Mitsubishi

bit7: VLD Fatal Error detection

bit6: VLD Not Fatal Error detection

bit5: Number of Macro Block mismatch

bit4: Decode error

bit3: VLD Sequence Layer Fatal Error detection

bit2: VLD Picture Layer Fatal Error detection


bit1: VLD Slice Layer Fatal Error detection

bit0: Start-up Sequence Time-out Error detection

Following field in ": " indicates a value of STC (System Time Clock) which detected the above Audio/Video Decoder error.

* When often perform the switch of debug screen, an error history will be increased.

As for this, CPU power is used for update of OSD drawing, symptoms occur so that control of VBR Buffer is not in time.



6

В

D

Ε

7.1.6 ERROR DISPLAY

С

D

Ε

Error codes that are displayed on the FL display without using the remote control unit

FL Display	Possible causes	Operation of the unit
AV1 VER	AV-1 chip is not a match with the program of system controller	The sound may not out with the specific audio.
CPU AERR	CPU address error (Hardware is unusual.)	No operation
DMA AERR	DMA address error (Hardware is unusual.)	No operation
FLASH ID	Difference in versions of the internal ROM of the system controller and of the flash ROM, or bus line failure or reverse installation	No operation
FLASH WRP	Write protect error of the flash ROM	No operation
FLASH SIG	Difference in part number of the flash ROM (When the ROM which could't be used was used.)	No operation
FLASH SUM	Check sum error of the flash ROM (It exceeds the regular size.) or reverse installation (Hardware is unusual.)	No operation
FLASH SIZ	Size error of the flash ROM (Use 4 or 8 M-bit.)	No operation
GUI ROM ERROR	Difference in version of GUI ROM and system controller software.	Operate as the OSD model
ILLGAL	The system controller fetched a code other than an operation code (Hardware is unusual.)	No operation
MECHA CPU	Difference in version of the internal ROM of the mechanism controller and of the flash ROM.	No operation
RESERVE	Undefined interrupt (Hardware is unusual.)	No operation
SLOT	Inappropriate slot command issued (Hardware is unusual.)	No operation

Error codes that are displayed on the FL display by using the remote control unit

(Mechanism controller error)

To display: ESC + DISPLAY + DISPLAY; Location of the display: At the two digits of center of the FL display

To display the error history: ESC + DISPLAY + One shot; Location of the display: TV screen

FL	Description of Error	Causes if with a DVD	Causes if with a CD	Operation of the Unit
11	Search timeout	Search could not be complete within 7 seconds.	Search could not be complete within 7 seconds, and it could not enter the target area within 7 seconds by VCD scan.	CD : Stops, DVD: Continues operation
12	Search retry error	More beyond the target while the read-in search was converging. A search could not be completed after 3 retries while the unit was tracing 11 tracks. A search could not be completed after retry when timeout occurs at read-in.		CD: Stops, DVD: Continues operation
19	Tracing timeout while converging	Timeout (10.5 seconds) while tracing at the stage of convergence of a search.		Stop
1B	Index 0 search error		During Track (Index) Search, the search for the beginning of a program could not be completed within 3 seconds (20 seconds in the case of Index Search) after positioning based on the TOC data was completed.	Stop
1C	Embossment plunge error (only a model corresponding to RW)	Plunged into unreadable embossment of DVD-RW player.		In wobble nothing (error distinction): search to address 2E400h In wobble existence: Tray open
22	Timeout of slider inner circumference	Inside switch could not ON within 3 seconds.		Stop
23	Timeout of slider outer circumference	Inside switch could not OFF within the following times: at ATB: 2 seconds, at Backup: 2 or 2.02 seconds.		Stop
33	No FOK pulse during playback	When the focus was deviated continuously 20 times.		Adjusts focus at the innermost circumference and tries to return to its position where the error was generated (for 3 times),then opens. If the same error persists after one retry, the tray opens. (No FOK pulse)
38	Disc-type- sensing error	Were not able to playback from the disc distinction process. PLAY or STOP was not completed by backup operation of the disc distinction. Distinguished it from the blank disc in the ATB process completion.		Open

DV-47Ai

FL	Description of Error	Causes if with a DVD	Causes if with a CD	Operation of the Unit
39	SGC converge timeout	SGC could not converge during detects the peak		Open
41	Spindle timeout	The unit did not enter Stop mode within 10 seconds of is Disc distinction is not completed even if passes for 10 s	Stop	
48	Spindle FG transition timeout	Did not reach to the rotating speed that ATB was possible for less than 10 seconds. Did not reach aim CAV lock speed (high: 10%, low: 50%) for less than 10 seconds. CAV process passed more than 5 seconds or abnormal speed was detected. Spindle does not lock for less than 3 seconds in the BCA read start or end.	Stops. (FG timeout)	
49	Spindle PLL transition timeout	CAV process passed more than 5 seconds. Abnormal s	peed was detected.	Stops. ("73" is displayed during starting process.)
4A	Spindle lock timeout	Spindle could not lock more than 1.5 seconds before sta	art the AFB.	Stops. ("73" is displayed during starting process.)
51	Auto sequence timeout of peak detection	ABUSY did not return within 1 second after the DDTCT (peak detection) command was sent.		Stop
52	Auto sequence timeout of focus jump down	ABUSY did not return within 30 mS after the FJMPD (Focus jump 1 to 0) command was sent.		Open
53	Auto sequence timeout of focus jump up	ABUSY did not return within 30 mS after the FJMPU (Focus jump 0 to 1) command was sent.		Open
54	Auto sequence timeout of play AGC	ABUSY did not return within 50 mS after the GSUMON (play-AGC-measuring) command was sent.		
55	Auto sequence timeout of disc-typesensing	ABUSY did not return within 2 seconds after the DJSRT (disc-sensing) command was sent.		Stop
56	Auto sequence timeout of ATB2	ABUSY did not return within 1 second after the FBLOFS (Internal ATB after the completion of external ATB) command was sent.		Stop
57	Auto sequence timeout of tracking servo ON	ABUSY did not return within 0.5 sec. after the TSON (tracking servo ON) command was sent.		Stop
58	Auto sequence timeout of ATB1	ABUSY did not return within 0.2 sec. after the TBL (external ATB) command was sent.		Stop
59	Auto sequence timeout of focus gain adjustment	ABUSY did not return within 2 seconds after the FGN focus gain adjustment) command was sent.		Stop
5A	Auto sequence timeout of tracking gain adjustment	ABUSY did not return within 2 seconds after TGN (tracking gain adjustment) command was sent.		Stop
5B	Auto sequence timeout of offset adjustment	ABUSY did not return within 1 second after the AVE (offset adjustment) command was sent.		Stop
5C	Auto sequence timeout of modulation factor measurement	ABUSY did not return within 200 mS after the ADJMIR (modulation factor measurement) command was sent.		Stop
5D	Auto sequence timeout of auto focus bias	ABUSY did not return within 2 seconds after the AFB (auto focus bias) command was sent.		Stop
5F	Auto sequence already busy	A command could not be sent because ABUSY was low. ABUSY did not return within 200 mS after TLV command was sent.		Stop
62	Pause retry error	Pause mode could not be restored within three retries after it had been released.		Continues operation
71	ID reading check during playback	An ID could not be read for 1 second or more.		Stop
72	Subcode check failure during playback		No frame could be read for 3 seconds or more.	Stop
73	ID can not read during startup	An ID could not be read within 1 second after the AFB tracking on.		Opens (ID readout failure)

DV-47Ai **■** 7

8

Α

В

D

Ε

F

73

7

5

5

1	2	3	4

FL	Description of Error	Causes if with a DVD	Operation of the Unit	
74	Subcode check failure during startup		Opens (Subcode readout failure).	
A1	Communication timeout of DSP command	A command could not be issued to DSP because Command Busy (XCBUSY) was in force (XCBUSY = L) for a specified time (about 200 μ S).	Open	
A2	Communication timeout for reading DSP coefficient	Command Busy (XCBUSY) was in force for a specified time (about 200 µS) before and after a coefficient read command was issued to DSP, or the address echo-back after command issuance did not match the setup address.		Open
A4	Communication timeout for continuously writing DSP coefficient	Command Busy (XCBUSY) was in force for 200		Open
B1	Timeout error for backup	In the backup sequence, codes could not be read	for fixed time.	Stops
B2	Retry error for backup	Cannot close tracking even if performs backup fixe	ed number of times.	Stops
ВЗ	Retry error for trace	During tracing, do not restore after the runaway de several times.	Stops	
СЗ	Detection of tracking overcurrent	During playback, the overcurrent detection port was continuously.	Stops (the mechanical controller operates independently).	
(C5)	Short-circuit test corresponding error	After the overcurrent detection (C3 error), furthern was at L for 300 mS or more continuously.	Turns off the power instantly (No indication on the FL display and no writing to flash memory)	
F5	Tray being pushed	The tray switch that had been Open mode was for than Open by an external force.	rcibly changed to a mode other	Closes
F6	Code reading NG	(PH code nothing) When Philips code is not readable during LD starting, and a code was not readable after the slider moved to FWD and REV directions slowly each for five seconds. (PRD) In the CD starting, when a subcode of TOC part was not readable, but the subcode of the program area was readable.		Search, scan and special playback prohibition, Playback as playback CD-R (PRD mode) as it is.
F8	Loading timeout	Loading or unloading could not be completed within a specified time (about 10 seconds). Though a portable cover is opening, when a close command was issued from the system controller.	Reverses the loading direction. It timeout is repeated upon retry, the unit stops.	
FC	Focus	 Focus ON sequence could not be completed more than two seconds. Auto sequence command was finished, actually focus ON was not completed. Focus did not enter even if retried it eight times. 		Stops wherever possible then opens (stops in the case of side B).

Error codes that are displayed on the FL display by using the remote control unit (Device error) To display: ESC + DISPLAY + DISPLAY; Location of the display: At the two digits of left of the FL display

FL	Description of Error	Causes if with a DVD	Causes if with a CD	Operation of the Unit
bit4=1 10 etc.	Mechanism controller RAM check sum error			
bit3=1 08 etc.	AV1 access error (read, write NG)			No operation or it becomes debugging indication if the power is able to ON.
bit2=1 04 etc.	LSI11 access error			
bit0=1 01 etc.	SRAM access error			

F

В

С

D

Е


_

, 📖

3

7.1.7 TEST POINTS LOCATION & WAVEFORMS

5



75

8

В

С

D

Ε

Note: The encircled numbers denote measuring point in the schematic diagram.

A B DVDM ASSY

В


С

D

Ε

F


Measurement condition: No. 2, 4 and 8 to 11 : MJK1, Title 1-chp 1 No. 12 to 14: DVD-REF-A1, T2-Chap.1 No. 15 to 20: DVD-REF-A1, T2-Chap.19




76

2

3



,




7.1.9 DISASSEMBLY

DIAGNOSIS OF PCBs

When diagnosing the unit, be sure to use two Extension Cables for service (Part No.: GGF1157, GGD1298) and a Extension Board for service (Part No.: GGF1430).


1 Bonnet and Tray Panel

- (1) Remove the Bonnet (Screws \times 5).
- (2) Turn power ON.
- (3) Open the Tray (\triangle) .
- (4) Remove the Tray Panel.



3 Front Panel

- \bigcirc Remove four Earth Lead Unit (Screws \times 4).
- (2) Unhook (× 6).
- (3) Remove the Front Panel.









2 Test Disc Set

- (1) Set the Test Disc.
- (2) Close the Tray (\triangleq). \rightarrow Clamp the Test Disc.
- (3) Turn power OFF.
- (4) Pull out the Power Cord from the outlet.



4 ILKB Assy

- (1) Remove five screws.
- (2) Release two Flexible Cables.





В

Ε

5 DVDM Assy

Α

В

С


D

Ε

1 Release five Flexible Cables.
2 Release from two PCB Supports.
3 Remove the DVDM Assy.

Cutting Pliers

6 Diagnosis





80

3

4

DVDM Assy

5 **6 7**

■ Connection Diagram of Housing Assy

At the time of re-assembly, connect each wire rod justly. AC Inlet Assy \to CN1 Housing Assy \to CN2



AC Inlet Assy

Housing Assy (no wires) VKP2284 8

POWER SUPPLY Unit



FRONT side

DV-47Ai

_

81


Е

В

С

D

F




B DVDM ASSY

В


С


D

Ε



2 Short-circuit R581 and R582 by lead wire.






- 3 To confirm the Front L/R ch, set "Audio Output Mode" of "Speakers" in "The Initial Settings Menu" to "2 channel", and playback the disc.
- (4) To confirm the Surround Ls/Rs ch and Center/Subwoofer ch, turn the above setting into "5.1 channel", and playback the disc (Ls/Rs and Center/Subwoofer signals are recorded).



How to diagnose the SACD and DSP blocks of the SACDB Assy

- Remove a Board to Board connector CN102 ↔ CN902 (JACB)
- 2 styling like figure below.




(3) In this case an audio of SACD is not output from the Audio jack.

However, observe the signal waveform of CN902 on the SACDB Assy, and can confirm it.

CN902 - pin 2 (SACDSL), pin 4 (DSDBCK), pin 6 (DSD R), pin 8 (DSD L),

pin 10 (DSD Rs), pin 12 (DSD Ls), pin 14 (DSD LFE), pin 16 (DSD C).



DV-47Ai

_

8

■ 6 **■** 7

Ε

В

■ Disassembly of the Traverse Mechanism Assy and the Pickup Assy

1 Loading Mecha Assy

(1) Remove five Screws.

Α


В


С

D

Ε

- (2) Turn the Short SW to short side.
- 3 Remove three Flexible Cables and a Connector.






2 Tray


 \bigcirc Remove the Bridge (Screw \times 2).

(2) Pull out the Tray and remove it while unhooking a hook.




Caution in the Tray Insertion

In the Tray insertion, insert it after matching a triangle mark of the Loading Base and a position of pin of the Drive Cam.










 $\begin{tabular}{ll} \hline \textbf{3} & \textbf{Remove the FFC Holder with the state which Flexible Cable} \\ & \textbf{was atatched. (Screw} \times \textbf{1}) \\ \hline \end{tabular}$

Bottom View

Cautions : Screw is locked with Silicone Adhesive. Please lock it with Silicone Adhesive when installs it.




В

С

D


Ε



1 -

— 3


- FOLD a edge of lining part of the Pickup Flexible Cable.
- 2 Insert the Pickup Flexible Cable in connector, and lock it surely.





Move the Pickup to the innermost of the disc




3 Perform the styling as shown in figure below.
















В

Ε

7.2 IC

Α

В

С

D

Ε

F

1


• The information shown in the list is basic information and may not correspond exactly to that shown in the schematic diagrams.

3

• List of IC LA9704W, LC78652W, BA6664FM, SM8707HV, PD6345A, M65776AFP, PCM1738EG-3, DSD1702EG, LA73054, CXD2753R, PE5314B, PE5286A, PD0274A, ADV7300AKST, PM0033A, TSB43CA43GGW, PD5787A

■ LA9704W (DVDM ASSY : IC101)

- RF IC
- Block Diagram



88

.

• Pin Function

No.	Pin name	Pin Functions						
1	RFN	RF- input						
2	VCC	Power supply terminal (for DPD)						
3	RFP	RF+ nput						
4	PD1							
5	PD2	Pickup signal input						
6	PD3	Pickup signal input Ground (for DPD)						
7	PD4							
8	GND	Ground (for DPD)						
9	PIN1							
10	PIN2							
11	TIN1	Pickup signal input						
12	TIN2	Pickup signal input						
13	FIN1							
14	FIN2							
15	LDD1	APC1 output						
16	LDS1	APC1 monitor input						
17	LDD2	APC2 output						
18	LDS2	APC2 monitor input						
19	GND	Ground (Servo system)						
20	LDTH	APC1 threshold change (H: VCC-1.5V, L: 180mV)						
21	LDON	Laser ON terminal (H: ON)						
22	LDSEL	APC change terminal (H: APC1)						
23	AGOF	RFAGC off terminal						
24	BCA	PH electric discharge coefficient change (H: BCA mode)						
25	GU	RF, Servo signal gain up terminal (H: Gain up)						
26	DVD/CD	RF- equalizer band change terminal (H: DVD)						
27	DPD/TE	TE output change terminal (H: DPD)						
28	PP/TE	TS output change terminal (H: PP)						
29	VCC	Power supply terminal (Servo system)						
30	EQSCT	EQ change for CD (H: 62 pin choice)						
31	WO/BH	BHMIX output change terminal (H: WOBLE)						
32	RFSEL	RF amplifier gain change (H: 6dB up)						
33	LDDM	LDD monitor terminal						
34	ТН	Tracking hold (H: hold)						
35	XHTR	Tracking, Bottom band change (L: High bandwidth)						
36	SGC	Servo gain control terminal (FE, PP, TE)						
37	FEBL	FE balance adjustment terminal						
38	TEBL	TE balance adjustment terminal						
39	СР	Resistance for charge pump gain setting, a condenser connection terminal						
40	THC	Volume connection terminal for tracking hold						
41	FE	Focus error output						
42	TE	Tracking error output						
43	PPN	Ohms connection terminal for push-pull gain setting						
44	PP	Push-pull output terminal						

7 **■** 8

8

Α

В

С

D

Ε

F

No.	Pin name	Pin Functions				
45	TS	Tracking cross signal output				
46	TESI	TES comparator input terminal				
47	TES	TES output				
48	DEF	Deffect search				
49	ВНМІХ	PH, BH, woble change output				
50	BHACI	BH- AC input				
51	51 BH RF bottom detection output					
52	PH	RF peak detection output				
53	WOC	Volume connection terminal for DC cut				
54	ISET	Ohms connection terminal for BPF center frequency setting				
55	BCAI	Ohms connection terminal for peak hold detection fixed number setting (In BCA)				
56	PHC	PH detection condenser connection terminal for RF-AGC				
57	LPC	Condenser connection terminal for RF DC servo				
58	DEFC	Volume connection terminal for deffect search				
59	GND	Ground (RF system)				
60	RFO	RF output terminal				
61	REF	Reference output terminal				
62	EQC1	Equalizer setting terminal for CD				
63	VCC	Power supply terminal (RF system)				
64	EQC2	Equalizer setting terminal for CD				

В


С

D

Ε

F

Block Diagram



7

8

Α

В

С

D

Ε

DV-47Ai

91

8

6

■ 2 **■** 3 **■** 4

• Pin Function

Α

В

С

D

Ε

No.	Pin Name	I/O	Pin Function			
1	EFMOUT	0	Dutput the state that was binary-stated value EFM			
2	C2F	0	C2 flag output			
3	ROMXA	0	CD-ROM data output			
4	ROMCK	0	Shift clock output for CD-ROM data output			
5	LRSY	0	L/R clock output for CD-ROM data output			
6	PP3	I/O	General-purpose port input/output / DVD sync. signal input N ch-OD output			
7	FBUSYB	0	Busy signal output of DSP process operation N ch-OD output			
8	XTALOUT	0	External system clock output			
9	FSX	0	CD 1 frame sync. signal output			
10	SBCK	ı	Subcode reading out clock input			
11	SFSY	0	Frame sync. signal output of subcode			
12	PW	0	Subcode P, Q, R, S, T, U, V and W output			
13	VSS	-	GND pin			
14	XIN	ı	Connect a crystal resonator (16.9344MHz)			
15	XOUT	0	Connect a crystal resonator			
16	DVDD1	-	3.3V power supply of the oscillation circuit			
17	EMPH	0	Monitor pin of the deemphasis			
18	SBSY	0	Sync. signal output of the subcode block			
19	DOUT	0	Audio EIAJ data output			
20	EFLG	0	Error correction state monitor of the error correction C1 and C2			
21	FSEQ	0	Detection monitor of the CD/DVD frame sync. signal			
22	FAST	0	Playback speed monitor N ch-OD output			
23	V_PB	0	Monitor output of the rough servo/CLV control			
24	DRF	0	In focus monitor			
25	TEST3	ı	Test input 3			
26	TES	ı	Tracking error signal input			
27	TEST2	I	est input 2			
28	JITT	I	Jitter quantity detecting signal input of EFM PLL			
29	TILTE	I	Tilt error signal input			
30	RF_PH	I	RF peak hold signal input			
31	RF_BH	ı	RF bottom hold signal input			
32	TE	ı	Tracking error signal input			
33	FE	I	Focus error signal input			
34	SLCIST1	-	Current setting pin 1 of the constant current charge pump for SLC			
35	SLCIST2	-	Current setting pin 2 of the constant current charge pump for SLC			
36	SLCO1	0	Control output 1 for SLC			
37	SLCO2	0	Control output 2 for SLC			
38	TEST1	ı	Test input 1			
39	EFMIN	ı	EFM/EFM + input			
40	AVDD	-	5V power supply of A/D and D/A for servo			
41	AVSS	 	GND of A/D and D/A for servo			
42	AUXO	0	DA auxiliary output			
43	TILTDO	0	Tilt control signal output			
44	TBAL	0	Tracking balance control signal output			
45	SLDO	0	Sled control signal output			
46	SPDO	0	Spindle control signal output			
47	FDO	0	Focus control signal output			
48	TDO	0	Tracking control signal output			
49	VREF	-	Reference level of D/A for servo			
50	TEST4	I	Test input 4			
			<u> </u>			

F

92

DV-47Ai 1 ■ 2 ■ 3 ■

No.	Pin Name	I/O	Pin Function			
	HFLIO		irror detection signal input/output			
	LASER	0	tput pin for laser ON/OFF control			
	PP0/DVD_CDB	I/O	General-purpose port input/output / Disc discrimination signal output			
	PP1/CRCERRB	I/O	General-purpose port input/output / Subcode CRC result signal output			
	FG	I	FG counter input			
56	PP2/EVENT	I/O	General-purpose port input/output / Event counter input			
57	RESB	I	Reset input			
58	CSB	I	Chip select input			
59	RDB	I	Internal state reading signal input			
60	WRB	I	Command / data writing signal input			
61	DVDD2	_	5V power supply			
62	VSS	_	GND			
63	P0					
64	P1					
65	P2					
66	P3	I/O	Command / data input/output			
67	P4	1/0	Command / data input/output			
68	P5					
69	P6					
70	P7					
71	VSS	_	GND			
72	DVDD1	_	3.3V power supply for internal			
73	BUSYB	0	Busy signal output of command process			
74	SQOUT	0	Serial output of subcode Q			
75	CQCKB	ı	Shift clock input for subcode Q data output			
76	RWC	I	Update permission input of subcode Q			
77	WRQ	0	Read out ready monitor of subcode Q			
78	AVSS	_	PLL GND for internal system clock			
79	VRPFR	_	VCO oscillation range setting of PLL for system clock			
80	VCOC	ı	Occasion DIA (No. Company) and also			
81	VPDO	0	Connect a PLL filter for system clock			
82	AVDD	_	PLL 5V power supply for system clock			
83	PDO1	I/O	PLL filter connection pin 1 for EFM playback			
84	PDO2	I/O	PLL filter connection pin 2 for EFM playback			
85	PDO3	I/O	PLL filter connection pin 3 for EFM playback			
86	AVSS		PLL GND for EFM playback			
87	PCKIST1	_	Current setting 1 of PLL constant current charge pump for EFM playback			
	PCKIST2	_	Current setting 2 of PLL constant current charge pump for EFM playback			
	AVDD	_	PLL 5V power supply for EFM playback			
	DVDFR	_	VCO oscillation range setting of PLL for EFM playback 1			
	CDFR	_	VCO oscillation range setting of PLL for EFM playback 2			
92	JV	0	Jitter output of PLL clock for EFM playback			
	PCK	0	Bit clock output for EFM playback			
	ADRAO	ı	Address input			
	DVDSYEQ	ı	DVD synchronize pulse input			
	DVDSYNC	ı	DVD synchronous signal input			
	LEFM2	0	Output the state that cut and out a signal which was binary-stated value EFM with PCK 2			
	DVDD1		3.3V power supply for I/O			
99	VSS	_	GND			
	LEFM	0	Output the state that cut and out a signal which was binary-stated value EFM with PCK 1			
			Supplementation and said and s			

DV-47Ai **■** 7 **■** 8

- 6

5

5

93

8

В

С

D

E

F

■ BA6664FM (DVDM ASSY : IC251)

2

• Three-phase Motor Driver

Block Diagram


Α

В

С

D

Ε



3

Pin Function

No.	Pin Name	Pin Function	No.	Pin Name	Pin Function
1	N.C.	N.C.	16	BR	Brake mode switching pin
2	A3	Output pin	17	CNF	Capacitor connection pin for phase compensation
3	N.C.	N.C.	18	SB	Short brake pin
4	A2	Output pin	19	FG2	FG 3-phase mix signal output pin
5	N.C.	N.C.	20	FR	Rotation detecting pin
6	N.C.	N.C.	21	ECR	Control reference pin of output voltage
7	A1	Output pin	22	EC	Output voltage control pin
8	GND	GND pin	23	PS	Power save pin
9	H1+		24	FG	FG signal output pin
10	H1-		25	VCC	Power supply pin
11	H2+		26	GSW	Gain switching pin
12	H2-	Hall signal input pins	27	VM	Motor power pin
13	H3+		28	RNF	Resistor connection pin for output current detection
14	H3-		FIN	FIN	GND
15	VH	Hall bias pin			

F

_


DV-47Ai

■ SM8707HV (DVDM ASSY : IC481)

• Clock Generate IC

5

• Pin Arrangement



7

8

В

С

D

Е

Pin Function

No.	Pin name	Dir.	Pin Functions
1	VDD1	PWR	Power supply terminal 1 (digital business)
2	VSS1	GND	Earth terminal 1 (digital business)
3	MO1	OUT	Video output terminal 1 (the 27MHz fixed output)
4	MO2	OUT	Video output terminal 2 (the 27MHz fixed output)
5	VDD2	PWR	Power supply terminal 2 (analog business)
6	VSS2	GND	Earth terminal 2 (analog business)
7	XTI	IN	External clock input terminal or crystal resonator connection
8	XTO	OUT	Crystal resonator connection terminal
9	SO1	OUT	Signal conditioning system output terminal 1 (36.8640MHz fixation)
10	AO1	OUT	Sound output terminal 1 (the 512fs output)
11	VSS3	GND	Earth terminal 3 (digital business)
12	VDD3	PWR	Power supply terminal 3 (digital business)
13	SO2	OUT	Signal conditioning system output terminal 2 (16.9344MHz fixation)
14	FSEL	IN	Sampling frequency change terminal FSEL= "L": fs=48kHz FSEL= "H": fs=44.1kHz (There is inside pull-up resister, Schmidt trigger input)
15	SO3	OUT	Signal conditioning system output terminal 3 (33.8688MHz fixation)
16	NC	_	Unused terminal

DV-47Ai

Ω

95

■ PD6345A (DVDM ASSY : IC601)

2

3

• FR CPU

Pin Function

No.		Pin Name	I/O	Pin Function		
1	P20/D16	D0				
2	P21/D17	D1				
3	P22/D18	D2				
4	P23/D19	D3				
5	P24/D20	D4				
6	P25/D21	D5				
7	P26/D22	D6				
8	P27/D23	D7	I/O	Data bus input/output		
9	P30/D24	D8	1/0	Data bus impuroutput		
10	P31/D25	D9				
11	P32/D26	D10				
12	P33/D27	D11				
13	P34/D28	D12				
14	P35/D29	D13				
15	P36/D30	D14				
16	P37/D31	D15				
17	VSS	GND	_	Ground		
18	P40/A00	A0				
19	P41/A01	A1				
20	P42/A02	A2	0	Address bus output		
21	P43/A03	A3				
22	P44/A04	A4				
23	P45/A05	A5				
24	P46/A06	A6				
25	P47/A07	A7				
26	VCC3	V+3.3D	_	Power supply		
27	VCC2	V+2.5D	_	Power supply		
28	P50/A08	A8				
29	P51/A09	A9				
30	P52/A10	A10				
31	P53/A11	A11	_			
	P54/A12	A12	0	Address bus output		
33	P55/A13	A13				
34	P56/A14	A14				
35	P57/A15	A15				
	vss	GND	_	Ground		
37	P60/A16	A16				
38	P61/A17	A17				
	P62/A18	A18				
	P63/A19	A19	0	Address bus output		
	P64/A20	A20				
	P65/A21	A21				
	P66/A22	A22				
	P67/A23	WBL	0	For Wobble detection corresponding to DVD R/W (main)		
	DAVS	GND		Ground		
	DAVC	V+3.3D		Power supply		
	DA0	STEP1	1			
	DA1	STEP2	<u> </u>	For stepping motor control		
-	DA2	LODRV	-	Loading, door and select motor drive		

96

D

Ε

2

JV-4/A

No.	Mark	Pin Name	I/O	Pin Function
	AN0	NC NC	1/0	NC PIN Function
	AN1	NC	<u>'</u>	NC
52	AN2	NC	'	NC
53	AN3	XOEM	'	OEM model protection input
54	AN4	LDREAD	'	Input for LD current value indication
55	AN5	NC		NC
56	AN6	NC	'	NC
57	AN7	LODPOS	'	Loading clamp position SW input
	AVCC	V+3.3D	-	Power supply
58	AVRH	V+3.3D V+3.3D	-	11,7
59 60	AVSS/AVRI	GND	-	Power supply Cround
	VSS	GND	_	Ground Ground
61			-	
	PP0/ATGX	SLDPOS	1	SW input of slider inside position
	PP1/FRCK	GSW	0	Gain up at ACBR (at ACBR: H, others: L) ON/OFF control signal of 780nm laser diode
	PP2/IN0	780ON		
	PP3/IN1	GU	0	RF, servo signal gain up terminal (H: Gain up)
	PP4/IN2	XMON	0	Mute of DRV (spindle motor ON: H)
	PP5/IN3	XDRVMUT	0	FTS driver mute output
68	PP6	LT1_3V	0	Communication response to the FL controller
69	PP7	XRDY_3V	I	Communication request from the FL controller
70	VCC3	V+3.3D	_	Power supply
71	VCC2	V+2.5D	-	Power supply
72	PO0/OC0	XCURDET		Actuator current detection input Servo OFF for "L" 300ms
	PO1/OC1	XCBUSY	I	Busy signal of command process Command acceptable : "L"
	PO2/OC2	XDSPRST	0	Servo DSP reset
	PO3/OC3	BCA	-	BCA read signal (at BCA read: H) (Not used)
	PO4/OC4	NC	I	NC
	PO5/OC5	PPCNT	0	Switch of TZC in WBL traversal (at PP: H)
	PO6/OC6	XDFINH	0	Defect signal control (DEFECT ON: Hi-Z; OFF: "L")
79	PO7/OC7	DPD/TE	0	H=1 beam, L=3 beams
80	VSS	GND	-	Ground
81	PN0/AIN0	DVD/XCD	0	RF EQ switching signal at DVD/CD "H": DVD, "L": CD
	PN1/BIN0	AGOFF	0	"H": Turn off AGC of RFIC
	PN2/AIN1	650X780	0	780nm/650nm switching signal
84	PN3/BIN1	LD ON	0	ON/OFF control signal of laser diode
85	PN4/AIN2	WBLSEL	0	NC
	PN5/BIN2	RFSEL	0	RF amplifier gain change terminal (H: Gain up)
	PN6/AIN3	XCD2X	0	For VCD double speed playback
	PN7/BIN3	OEICG	0	"H": Gain of OEIC up to 6dB
	PM0/ZIN0	EN33M	0	NC
	PM1/ZIN1	EN24M	0	NC
	PM2/ZIN2	V SEL	0	(Composite, S) / (YCbCr) or (RGB) switch
	PM3/ZIN3	V SEL2	0	(Composite) of scart terminal / (S) switch
	PL0/SDA1	SDAI	12C Serial	12C control lines
	PL1/SDA0	NC	_	NC
95	PL2/SCL1	SCLI	12C Serial	12C control lines
96	PL3/SCL0	NC	_	NC
97	PL4	CTS	I	RS-232C clear to send input
	PL5	DTR	0	RS-232C clear to send output
99	PL6/UC0	NC	0	NC
400	VSS	GND		Ground

7

8

Α

В

С

D

Ε

5

5

8

DV-47Ai

6

97

F

1	2	3	4

No.	Mark	Pin Name	I/O	Pin Function
101	PK0/TIN0	XVQERST	0	VQE3 reset signal
102	PK1/TIN1	XCSPRO1	-	Serial communication enable of the progressive converter IC
103	PK2/TIN2	XCSVQE5	_	Serial communication enable of VQE5 IC
104	PK3/TIN3	EN16M	0	N.C.
105	PK4/TOT0	44X48	0	DAC and DASP supply clock fs 44/48 selection
106	PK5/TOT1	1394XRDY	I	N.C.
107	PK6/TOT2	AOSEL1	0	AV-1/audio DSP switch (front L/R data)
108	PK7/TOT3	P/XI	0	Progressive/Inter race change signal
109	VCC3	V+3.3D	_	Power supply
110	VCC2	V+2.5D	_	Power supply
111	PJ0/INT0	XINT0	I	
112	PJ1/INT1	XINT1	I	
113	PJ2/INT2	XIRQ10	I	MY chip interrupt #0
114	PJ3/INT3	XIRQ11	I	MY chip interrupt #1
115	PJ4/INT4	XABUSY	I	Busy signal of DSP process operation "L"
116	PJ5/INT5	THLD	l	Playback speed monitoring signal
117	PJ6/INT6	SBSY	I	Sync. signal of subcode block (period SO+SI "H")
118	PJ7/INT7	N.C.	l	N.C.
119	PI0/SI0	SSI	l	Serial bus data input
	PI1/SO0	SSO_3V	0	Serial bus data output
	PI2/SCK0	SSCK_3V	I	Serial bus clock input
	PI3/SI1	RXD_3V	I	RS-232C RXD
	PI4/SO1	TXD_3V	0	RS-232C TXD
<u> </u>	PI5/SCK1	NC	0	NC
	PH0/SI2	1394LT	0	NC
	PH1/SO2	DSPICM	I	Audio system DSP serial communication Readv signal
	PH2/SCK2	NC	I	NC
	MD0	GND	_	
	MD1	GND	_	Ground
	MD2	GND	_	
	VSS	GND	_	Ground
132	VCC2	V+2.5D	_	Power supply
	VSS	GND	_	Ground
134		EXTAL	0	
135		XTAL	ı	
_	VCC3	V+3.3D	_	Power supply
	PC0/DREQ2	RESET1	0	Audio system DSP reset
	PC1/DACK2	XCSADSP0	0	Chip select port for audio system DSP
	PC2/DEOP2	XCSDF2	0	DAC chip select (for surround system L/R)
	PB0/DREQ0	XDREQ0	ı	DMA response output to BY Chip
	PB1/DACK0	DACK0	0	DMA request input from BY Chip
_	PB2/DEOP0	ENCD	0	N.C.
	PB3/DREQ1	XDREQ1	I	DMA response output to AV-1 Chip
_	PB4/DACK1	XDACK1	0	DMA request input from AV-1 Chip
	PB5/DEOP1	EN_FLOW	0	N.C.
	PB6/IOWRX	XCOMP	0	RGB/color difference change of video driver
_	PB7/IORDX	XCSDF3	0	N.C.
	VSS	GND	-	Ground
	PA0/CSOX	XCS20	0	Chip select output to Flash ROM
	PA1/CS1X	XCS6	0	AV-1 Chip select
130	1 71/0317	7000		LA I OIII DOIGH

F

98

В

С

D

Ε

DV-47Ai 1 ■ 2 ■ 3

No.	Mark	Pin Name	I/O	Pin Function	
151	PA2/CS2X	XCS3	0	Chip select of PD4995A (MY Chip)	
152	PA3/CS3X	XCS4	0	Chip select of servo DSP	
153	PA4/CS4X	XCS23	0	Chip select output to SRAM (1M)	
154	PA5/CS5X	N.C.	0	N.C.	
155	PA6/CS6X	N.C.	0	N.C.	
156	PA7/CS7X	N.C.	0	N.C.	
157	VCC3	V+3.3D	-	Power supply	
158	VCC2	V+2.5D	_	Power supply	
159	NMIX	_	_	V+3.3D fixed	
160	HSTX	_	_	V+2.5D fixed	
161	INITX	XINIT	I		
162	P80/RDY	RDY	I		
163	P81/BGRNTX	XAMUTE	I	Final stage mute of 2 ch audio output	
164	P82/BRQ	XMMUTE	0	Audio multi channel mute	
165	P83/RDX	XRD	0		
166	P84/WR0X	XWR0	0		
167	P85/WR1X	XWR1	0		
168	VSS	GND	-	Ground	
169	P90/SYSCLK	SYSCLK	0	N.C.	
170	P91	DFRST	_	DAC reset (for front L/R)	
171	P92/MCLK	DFRST1	_	DAC reset (for center, surround and LFE)	
172	P93	XCSDF0	0	DAC chip select (←XLAT3)	
173	P94/LBAX	XCSDF1	0	DAC chip select for center, surround and LFE	
174	P95/BAAX	XAQRST	0	AQE reset	
175	P96	XCSAQE	0	AQE chip select	
176	P97/WEX	TM ENT	I	Test mode entry	

8

Α

В

С

D

Е

F

6

5

5

DV-47Ai

6

8

■ M65776AFP (DVDM ASSY : IC751)

2

• MPEG2 Decorder IC

Block Diagram

Α

В


С

D

Ε

F

1



3

4

100

2

DV-47Ai

• Pin Function

5

5

No.	Pin name	Dir.	Pin Functions			
201-208	BD [7:0]	IN	Bit stream data entry pin			
2	BCLK	IN	Strobe signal of BD pin (clock)			
3	BDEN	IN	This order effective / invalidity of data done a sample of by BD pin. It is done a sample with a start edge of BCLK.			
4	BDREQ	OUT	Data demand signal			
5	BSECH	IN	This order it whether data of BD pin are with top byte of a sector.			
84-87 90-95 97-102	MD [15:0]	I/O	Data transfer line with SDRAM			
53-55 58-63 65, 67, 69	MA [11:0]	OUT	Address line of SDRAM			
66, 68	MBA [1:0]	OUT	SDRAM bank choice line			
70	DCS					
73	DCS2					
74	DCS3	OUT	Chip select of SDRAM			
75	DCS4					
76	DCS5					
77	RAS	OUT	RAS (Row Address Strobe) control line of SDRAM			
78	CAS	OUT	CAS (Column Address Strobe) control line of SDRAM			
82	DQMU	OUT	DQM control line of SDRAM			
83	DQML	OUT	DQM control line of SDRAM			
80	DWE	OUT	WE control line of SDRAM			
79	MCLK	OUT	Movement clock of SDRAM			
183	PXCLK	OUT	27MHz pixel clock			
182	PXCLKP	OUT	54MHz pixel clock			
157, 158, 184-186 188-192	PD [7:0]	OUT	Digital pixel data. Y/Cb/Cr is done multiple of by 8 bit bus, and it is output.			
178	CSYNC	IN	Composite SYNC signal input terminal			
179	OSDKEY	OUT	OSD key flag output			
177	PWD	OUT	The phase comparator output for external synchronization movement			
181	HSYNC	OUT	Horizontal synchronizing signal output pin			
180	VSYNC	OUT	Vertical synchronizing signal output pin			
164	AO0	OUT	Serial PCM data for DAC It output Lf/Rf data.			
166	AO1	OUT	Serial PCM data for DAC It output C/Sw data.			
167	AO2	OUT	Serial PCM data for DAC It output Ls/Rs data.			
168	AOD	OUT	Serial PCM data for DAC It is for the down mixture output.			
169	AAD	OUT	Anciallary data output			
176	DOCLK	OUT	PCM bit clock			
159	LRCLK	OUT	Clock for channel distinction of pulse code modulation audio system data (L/R)			
173	DACCLK	OUT	Exaggerated sample movement clock of DAC			
161	CDBCK	IN	The pulse code modulation bit clock which is input by CDDSP			
160	CDLRCK	IN	The L/R clock which is input by CDDSP			

7 **■** 8

101

8

Α

В

С

D

Ε

F

1	2	3	4

No.	Pin name	Dir.	Pin Functions			
163	CDDIN	IN	PCM audio system data which are input by CDDSP			
162	CDDATA	IN	Digital audio interface input			
170	DOUT0	OUT	Digital audio interface output			
171	DOUT1	OUT	Digital audio interface output			
6-11 14-19 21-24	HD [15:0]	I/O	Data I/O pin			
25, 26 29-34 36-39	HA [11:0]	IN	Address input pin			
45	BHE	IN	Byte High Enable signal input pin			
41	RE	IN	Read Enable signal input pin			
44	WE	IN	Write Enable signal input pin			
40	cs	IN	Chip Select signal input pin			
46	RDY	OUT	The acknowledge signal which shows that readout of data or a note was completed			
47	INT1					
48	INT2	OUT	It is an interrupt request signal for outside CPU from M65776AFP			
49	INT3					
51	DREQ	OUT	DMA request signal for OSD BitMap transfer			
52	DACK	IN	DMA acknowledge signal for OSD BitMap transfer			
194, 195	HMODE [1:0]	IN	Host interface mode of operation setting pin			
117	IREF	IN	Reference electric current input pin			
115	AVRI	IN	Reference voltage input pin			
120	BIAS1					
118	BIAS2	- IN	Bias voltage impression pin of current source			
119	PAY	OUT	Analog electric current output pin (for Y)			
116	PAB	OUT	Analog electric current output pin (for Pb)			
122	PAR	OUT	Analog electric current output pin (for Pr)			
114	DAOUTB	OUT	Be connected to an analog ground.			
113, 121, 123	AVDD33	-	3.3V analog power supply			
124	AGND33	-	Analog ground			
106	CLKIN	IN	System clock input terminal It input 27MHz clock.			
105	CLKO	OUT	27MHz clock output			
172	ACLKI	IN	Audio system clock input terminal			
193	RESET	IN	Hardware reset terminal			
196, 197, 200	TEST [2:0]	IN	Fix it in "L" potential.			
12, 27, 42, 56, 71, 88, 103, 134, 155, 174, 198	VDD18	-	1.8V power supply terminal			
13, 28, 43, 57, 72, 89, 104, 135, 156, 175, 199	VDD33	-	3.3V power supply terminal			

F

В

С

D

Ε

102 DV-47Ai 3 =

No.	Pin name	Dir.	Pin Functions				
1, 20, 35, 50, 64, 81, 96, 112, 125, 145, 165, 187	GND	_	Ground terminal				
107	AVDD18	_	1.8V power supply terminal for inside PLL				
108	AGND18	-	Ground terminal for inside PLL				
109-111 126-133 136-144 146-154	NC0	NC					

6

В

8

С

D

E

DV-47Ai

103

8

■ PCM1738EG-3 (JACB ASSY : IC301)

• D/A Converter IC

• Pin Arrangement

В

С

D

	PCM1738							
1	RST	V _∞ 3	28					
2	ZEROL	AGND2	27					
3	ZEROR	lourL-	26					
4	LRCK	lourL+	25					
5	DATA	V _{cc} 2	24					
6	вск	V∞1	23					
7	scki	V _{COM} 3	22					
8	DGND	IREF	21					
9	V _{DD}	V _{COM} 2	20					
10	scko	V _{∞м} 1	19					
11	MDO	AGND1	18					
12	MDI	lo∪⊤R+	17					
13	MC	loutR-	16					
14	<u>CS</u>	MUTE	15					

Pin Function

PIN	NAME	TYPE	DESCRIPTIONS	_		
1	RST	IN	Reset	(1)		
2	ZEROL	OUT	Zero Flag for L-channel			
3	ZEROR	OUT	Zero Flag for R-channel			
4	LRCK	IN	Left and Right Clock (f _s) Input for Normal operation. WDCK clock input in External DF mode. Connected to GND in DSD mode.	(1)		
5	DATA	IN	Serial Audio Data Input for Normal operation. L-channel audio data input for External DF and DSD modes.			
6	BCK	IN	Bit Clock. Input. Connected GND for DSD mode.	(1)		
7	SCKI	IN	System Clock Input. BCK (64 f _s) clock input for DSD mode	(1)		
8	DGND	-	Digital Ground			
9	V_{DD}	_	Digital Supply, +3.3 V			
10	SCKO	OUT	System Clock Output			
11	MDO	OUT	Serial data output for function control register	(2)		
12	MDI	IN	Serial data input for function control register			
13	МС	iN	Shift Clock for function control register	(1)		
14	cs	IN	Mode control chip select and latch signal.			
15	MUTE	IN	Analog output mute control for normal operation R-channel audio data input for external DF mode and DSD mode.			
16	I _{OUT} R-	OUT	R-channel Analog Current Output –			
17	l _{out} R+	OUT	R-channel Analog Current Output +			
18	AGND1	-	Analog Ground.			
19	V _{COM} 1	-	Internal bias de-coupling pin			
20	V _{COM} 2	-	Common voltage for I/V			
21	I _{REF}	-	Output current reference bias pin. Connect 16ΚΩ resistor to GND			
22	V _{COM} 3	-	Internal bias de-coupling pin			
23	V _{cc} 1	-	Analog Supply, +5.0 V			
24	V _{cc} 2	-	Analog Supply, +5.0 V			
25	l _{out} L+	OUT	L-channel Analog Current Output +			
26	louTL-	OUT	L-channel Analog Current Output –			
27	AGND2	-	Analog Ground			
28	Vcc3	-	Analog Power Supply, +5.0V			

NOTES:

- (1) Schmitt trigger input, 5 V tolerant.
- (2) Tristate output.

_

Е

D\/-47Ai

104


3

■ DSD1702EG (JACB ASSY : IC401, IC501)


• D/A Converter IC

5

Block Diagram



• Pin Arrangement



Pin Function

7

8

Α

В

D

Ε

PIN	NAME	TYPE	DESCRIPTIONS		
1	DSDL	IN	Audio data digital input (DSD L-channel)	(1)	
	5055			(1)	
2	DSDR	IN	Audio data digital input		
		 	(DSD R-channel)		
3	PBCK	IN	Audio data bit clock input. (PCM)	(1)	
4	PDATA	IN	Audio data digital input. (PCM)	(1)	
5	PLRCK	IN	Audio data latch enable input. (PCM)	(1)	
6	DGND	-	Digital ground.		
7	V _{DD}	-	Digital power supply, + 3.3 V.		
8	V _{cc}	-	Analog power supply, + 5 V.		
9	VoutL	OUT	Analog output for L-channel.		
10	VoutR	OUT	Analog output for R-channel.		
11	AGND	-	Analog ground.		
12	V _{com}	-	Common voltage decoupling.		
13	ZEROR/ZEROA	OUT	Zero flag output for R-channel		
			/ Zero flag output for L/R-channel.		
14	ZEROL/NA	OUT	Zero flag output for L-channel		
			/ No assign.		
15	MD	IN	Mode control data Input.	(2)	
16	MC	IN	Mode control clock input. (2)		
17	MS	IN	Chip Select for Mode control.		
18	PSCK	IN	System clock input, (PCM)		
19	DSCK	IN	System clock input. (DSD)		
20	DBCK	IN	Audio data bit clock input. (DSD)	(1)	

Note:

- (1) Schmidt trigger input, 5 V tolerant.
- (2) Schmidt trigger input with internal pull-down, 5 V tolerant.

'Ai

105

5

6

2 3 4

■ LA73054 (JACB ASSY : IC701)

• DVD Video Amplifier

Block Diagram

Α


В

С

D

Ε

F



106

DV-47Ai

2

Pin Function

5

No.	Pin Fu	nctions	0- 0.7V (LOW)	2.6- 5V (HIGH)
36	AMP-GAIN chang	e for composite/S	6 dB	9 dB
15	AMP-GAIN chan	ge for component	6 dB	9 dB
35	Drive electric current c	hange for composite/S	2 system drive	1 system drive
19	Drive electric current of	change for component	2 system drive	1 system drive
_	5 Mute control for composite/S	In 10 pin LOW	It is not do mute	33, 31, 28 pin mute
5		In 10 pin HIGH	It is not do mute	31, 28 pin mute
12	Mute control f	or component	It is not do mute	25, 23, 21 pin mute
9	The control	of Y/C- MIX	In composite	In Y/C- MIX
10	11 pin input	form change	In the component input	In the baseband input
13	LPF characteristic ch	nange for component	Inter race correspondence	Progressive correspondence

6

0V-4/AI

Ω

107

5

E

D

Α

В

С

² pin falls to GND in Y/C-MIX.

¹¹ pin is clamp, and the Y signal input, 14, 16 pin input a CB, CR signal into NTSC (in the component input) with pedestal clamp. 8 pin is clamp, and the Y signal input, 11, 14, 16 pin input a R, G, B signal into PAL (in the baseband input) with pedestal clamp. It prohibit mute of 5 pin when It do Y/C-MIX in PAL (in the baseband input).

■ CXD2753R (SACDB ASSY : IC901)

2

SACD Decorder

Pin Arrangement

Α


В

С

D

Ε

F



3

108 DV-47Ai 1 ■ 2 DV-47Ai

● PI	Pin Function							
No.	Pin Name	I/O	Pin Function					
1	VSC	-	Ground terminal for core					
2	XMSLAT		Latched input terminal for microcomputer serial communication					
3	MSCK		Shift clock input terminal for microcomputer serial communication					
4	MSDAI	1	Data entry terminal for microcomputer serial communication					
5	VDC	-	Power supply terminal for core					
6	MSDATO		Data output terminal for microcomputer serial communication					
7	MSREADY	0	Output preparation completion flag for microcomputer serial communication					
8	XMSDOE	1	Output enable terminal for microcomputer serial communication					
9	XRST	ı	Reset terminal resets the whole IC with "L".					
10	SMUTE	lpd	Software mute removes audio out with "L" with "H" a soft mute terminal.					
11	MCKI	1	Master clock input terminal					
12	VSIO	-	Ground terminal for I/O					
	EXCKO1		Outside output clock terminal 1					
	EXCKO2		Outside output clock terminal 2					
	LRCK	0	1Fs (44.1kHz) clock output terminal					
	FRAME	1	Frame signal output terminal					
	VDIO	-	Power supply terminal for I/O					
18	MNT0	-	Power supply terminal for 1/O					
		-						
19	MNT1		Monitor output terminal					
20	MNT2	-						
21	MNT3	0						
22								
23	TESTO		Output terminal for test					
24			·					
25								
26	TCK	<u> </u>	It is fixation in "L" a clock input terminal for test.					
27	TDI	lpu	Input terminal for test					
28	vsc	-	Ground terminal for core					
29	TDO	0	Output terminal for test					
30	TMS	lpu	Input terminal for test					
31	TRST		Reset terminal for test					
32	TEST1							
33	TEST2	l	It is fixation in "L" a clock input terminal for test.					
34	TEST3							
35	VDC	-	Power supply terminal for core					
36	TESTO		Output terminal for test					
37	XBIT		DST connection monitor terminal					
38	SUPDT0	0	Supplementary data output terminal (LSB)					
39	SUPDT1							
40	SUPDT2		Supplementary data output terminal					
41	SUPDT3]						
42	VSIO	-	Ground terminal for I/O					
43	SUPDT4		Complementary data as to the marinal					
44	SUPDT5	0	Supplementary data output terminal					
45	VDIO	-	Power supply terminal for I/O					
46	SUPDT6		Supplementary data output terminal					
47	SUPDT7	0	Supplementary data output terminal (MSB)					
48	XSUPAK	†	Supplementary data output terminal					
49	VSC	-	Ground terminal for core					
50	TESTO	0	Output terminal for test					

6

7

7 ■ 8

_

5

Α

8

В

С

D

Ε

F

DV-47Ai

6

1	2	3	4

No.	Pin Name	I/O	Pin Function
51	TEOTI	١.	
52	TESTI	'	It is fixation in "L" a test input terminal.
53	TESTO	0	Output terminal for test
54	VDC	-	Power supply terminal for core
55	DSADML		DSD data output terminal for Lch Down Mix
56	DSADMR	0	DSD data output terminal for Rch Down Mix
57	BCKASL	ı	Input and output choice terminal of a 1 bit clock for DSD data output.L= input (slave), H = output (master).
58	VSDSD	-	Ground terminal for DSD data output
59	BCKAI	ı	Bit clock input terminal for DSD data output
60	BCKAO	0	Bit clock output terminal for DSD data output
61	PHREFI	ı	Phase reference signal input terminal for DSD output phase modulation
62	PHREFO		Phase reference signal output terminal for DSD output phase modulation
63	ZDFL	1	Zero Lch data search flag
64	DSAL	0	DSD data output terminal for Lch loud speaker
65	ZDFR	1	Zero Rch data search flag
66	DSAR	1	DSD data output terminal for Rch loud speaker
67	VDDSD	-	Power supply Mizuko for DSD data output
68	ZDFC		Zero Cch data search flag
69	DSAC	1	DSD data output terminal for Cch loud speaker
70	ZDFLFE	0	Zero LFEch data search flag
71	DSASW	1	DSD data output terminal for SWch loud speaker
72	VSDSD	-	Ground terminal for DSD data output
73	ZDFLS		Zero LSch data search flag
74	DSALS	1	DSD data output terminal child for LSch loud speaker
75	ZDFRS	0	Zero RSch data search flag
76	DSARS	1	DSD data output terminal for RSch loud speaker
77	VDDSD	-	Power supply Mizuko for DSD data output
78	IOUT0		Data output terminal 0 for IEEE1394 link tip I/F
79	IOUT1	0	Data output terminal 1 for IEEE1394 link tip I/F
80	VSC	-	Ground terminal for core
81	IOUT2		Data output terminal 2 for IEEE1394 link tip I/F
82	IOUT3	0	Data output terminal 3 for IEEE1394 link tip I/F
83	VDC	 -	Power supply terminal for co
84	IOUT4		Data output terminal 4 for IEEE1394 link tip I/F
85	IOUT5	0	Data output terminal 5 for IEEE1394 link tip I/F
86	VSIO	-	Ground terminal for I/O
87	IANCO	0	Transmission information data output terminal for IEEE1394 link tip I/F
88	IFULL	.	Data transmission hold demand signal input terminal for IEEE1394 link tip I/F
89	IEMPTY	┤	High speed transmission demand signal input terminal for IEEE1394 link tip I/F
90	VDIO	† -	Power supply terminal for I/O
91	IFRM		Frame reference signal output Mizuko for IEEE1394 link tip I/F
92	IOUTE	0	Enable signal output terminal for IEEE1394 link tip I/F
93	IBCK	1	Data transmission clock output terminal for IEEE1394 link tip I/F
94	VSC	-	Ground terminal for core
95			It is fixation in "H" a test input terminal.
96	TESTI		It is fixation in "L" a test input terminal.
97	1	lpu	It is fixation in "H" a test input terminal.
98	TESTO	0	Output terminal for test
99	VDC	-	Power supply terminal for co
100	TESTI	1	It is fixation in "L" a test input terminal.
	!		<u>'</u>

F

110

В

С

D

Ε

1 2 3

NI -	Dia Nasa		Die Franchiere					
No.	Pin Name	I/O	Pin Function					
101								
102	TEOTI	١.						
	TESTI	I	It is fixation in "L" a test input terminal.					
104								
105	VCIO		Ground terminal for I/O					
106	VSIO	-	Ground terminal for I/O					
-	TESTI		It is fivetion in III II a test input towning!					
	IESII	l	It is fixation in "L" a test input terminal.					
109	VDIO	-	Power supply terminal for I/O					
	WAD0	-	Outside A/D data entry terminal for PSP Physical Disc Mark search (LSB)					
	WAD0		Outside A/D data entry terminal for FSF Friysical Disc Mark Search (LSD)					
	WAD1 WAD2	ı	Outside A/D data entry terminal for PSP Physical Disc Mark search					
	WAD2 WAD3		Outside A/D data entry terminal for FSF Friysical Disc Mark Search					
	VSIO	-	Ground terminal for I/O					
	VSC	_	Ground terminal for core					
	WAD4		Cround terminal for core					
	WAD5		Outside A/D data entry terminal for PSP Physical Disc Mark search					
	WAD6	I	Outside AVD data only terminal for 1 mysical bise wark search					
	WAD7		Outside A/D data entry terminal for PSP Physical Disc Mark search (MSB)					
_	VDC	-	Power supply terminal for core					
	TESTI		It is fixation in "L" a test input terminal.					
	WCK	I	Movement clock for PSP Physical Disc Mark search					
124	Work		Movement clock for For Friyoldar Bloc Mark Sourch					
125	WAVDD	-	A/D power supply terminal for PSP Physical Disc Mark search					
126	WARFI	۸:	Analog RF signal input terminal for PSP Physical Disc Mark search					
127	WAVRB	Ai	A/D bottom reference terminal for PSP Physical Disc Mark search					
128 129	WAVSS	-	A/D ground terminal for PSP Physical Disc Mark search					
130	VSIO	-	Ground terminal for I/O					
131	DQ7		SDRAM data input-output terminal (MSB)					
132	DQ6	.,,						
133	DQ5	I/O	SDRAM data input-output terminal					
134	DQ4							
135	VDIO	-	Power supply terminal for I/O					
136	DQ3							
137	DQ2	1/0	SDRAM data input-output terminal					
138	DQ1	1/0						
139	DQ0		SDRAM data input-output terminal (LSB)					
	VSIO	-	Ground terminal for I/O					
	DCLK		Clock output terminal for SDRAM					
	DCKE		Clock enable output terminal for SDRAM					
	XWE	0	Wright enable output terminal for SDRAM					
	XCAS		Column address strobe output terminal for SDRAM					
	XRAS		Row address strobe output terminal for SDRAM					
	VDIO	-	Power supply terminal for I/O					
	TESTO		Output terminal for test					
148		0	Address output terminal for SDRAM (MSB)					
149			Address output terminal for SDRAM					
150	VSC	-	Ground terminal for core					

7

6

5

5

Α

8

В

С

D

Ε

F

1	2	3	4

No.	Pin Name	1/0	Pin Function			
151	A9	0	Address output terminal for SDRAM			
152	A8		Address output terminarior sunawi			
153	VDC	-	Power supply terminal for core			
154	A7					
155	A6	0	Address output terminal for SDRAM			
156	A5		Address output terminal for Sprinivi			
157	A4					
158	VSIO	-	Ground terminal for I/O			
159	A3					
160	A2	0	Address output terminal for SDRAM			
161	A1					
162	A0		Address output terminal for SDRAM (LSB)			
163	VDIO	-	Power supply terminal for I/O			
164	XSRQ	0	Data request output terminal to input into a front end processor			
165	XSHD		Input terminal of a header flag output by a front end processor			
166	SDCK		Input terminal of a data carrier clock output by a front end processor			
167	XSAK		Input terminal of data partial response flag output by a front end processor			
168	SDEF		Input terminal of error flag output by a front end processor			
169	SD0		The stream data input terminal which is output by a front end processor (LSB)			
170	SD1					
171	SD2] '				
172	SD3		The stream data input terminal which is output by a front end processor			
173	SD4		The stream data input terminal which is output by a front end processor			
174	SD5]				
175	SD6]				
176	SD7		The stream data input terminal which is output by a front end processor (MSB)			

Ipu : Pull-up input, Ipd : Pull-down input, Ai : Analog input

112

В

С

D

Ε

F

• FL Controller

5

Pin Function

	n Function		_, _ ,,
No.	Signal name	Dir.	Pin Functions
1	V _{DD1}	_	Positive Power Supply (3.3 V)
2	Vss1	-	Ground Potential
3	X1	IN	Crystal Connection for Main System Clock Oscillation
4	X2	_	
5	IC	_	Internally Connected (Directly connect to VSS1)
6	RESET	IN	Reset Input
7	SCK1	IN	Serial Clock Input of Serial Interface
8	SI1	IN	Serial Data Input of Serial Interface
9	SO1	OUT	Serial Data Output of Serial Interface
10	XRDY	OUT	Hand-shake (Ready) Output of Serial Interface
11	POWER ON	OUT	Power Control Output
12	RESET OUT	OUT	System Reset Output
13	RESERVE OUT	OUT	Reserved (NC on this model)
14	LED8	OUT	LED Port 8 (NC on this model)
15	HALT	IN	Halt Port "NC" : Use Halt Mode
16	ACK	IN	Hand-shake (Acknowledge) Input of Serial Interface (Interrupt)
17	SEL IR	IN	Remote Control Input (Timer input of 8-bit remote control timer)
18	Avss	_	Ground Potential for A/D Converter
19	MS1	IN	Destination (of player) Select (Analog Input for A/D Converter)
20	NC	-	NC
21	KEY1	IN	Key Input 1 (Analog input for A/D converter)
22	KEY0	IN	Key Input 0 (Analog input for A/D converter)
23	VSS0	-	Ground Potential to Ports
24	AVDD	-	Analog Power/Reference Voltage Input to A/D Converter (3.3 V)
25	VDD0	-	Positive Power Supply to Ports (3.3 V)
26	MS0_2		
27	MS0_1	IN	Model (of player) Select (Set with a combinaition of this 3 ports)
28	MS0_0		
29	LED7	OUT	LED Port 7
30	LED(STAND BY)	OUT	Stand By LED Port
31	PWSW	IN	Primary Switch State Input "H": ON "L": OFF
32	TES	IN	"H" : No System Reset mode "L" : General mode
33	OEM	IN	"H" : OEM Model "L" : Pioneer Model
34	MIC IN	IN	Detection of Microphone "H" : Microphone connected
35	CHECKER	IN	"H" : Checker Mode "L" : General mode
36	ON POWER	IN	"H" : Primary Power Switch Model "L" : Secondary Power Switch Model
37	FL SET2	IN	FL-Controller Mode Select FL SET1 / 2 = "H" / "H" : Other model FL SET1 / 2 = "H" / "L" : Other model
38	FL SET1		FL SET1 / 2 = "L" / "H" : Other model FL SET1 / 2 = "L" / "L" : DV-555, 656A, 757Ai (This model)
39	TEST2	OUT	Test Port
40	LED6	OUT	LED Port 6

7

8

В

С

D

Е

1 2 3 4

No.	Signal name	Dir.	Pin Function
41	LED5		LED Port 5
42	LED4	1	LED Port 4
43	LED3	OUT	LED Port 3 (NC on this model)
44	LED2		LED Port 2 (NC on this model)
45	LED1		LED Port 1 (NC on this model)
46	LED0	-	LED Port 0 (NC on this model)
47	TEST1	OUT	Test Port
48	NC	_	NC
49	1394RST	OUT	1394 Host Controller Reset Output
50	NC	_	NC
51	P16	OUT	FIP Segment 16 Output
52	P15	OUT	FIP Segment 15 Output
53	NC	_	NC
54	P14		FIP Segment 14 Output
55	P13	1	FIP Segment 13 Output
56	P12	OUT	FIP Segment 12 Output
57	P11	- 001	FIP Segment 11 Output
58	P10	1	FIP Segment 10 Output
59	VDD2	_	Positive Power Supply to FIP Controller/Driver (3.3 V)
60	VLOAD		Pull-down Resistor Connection of FIP Controller/Driver (-28V)
61	P9	_	FIP Segment 9 Output
62	P8	1	FIP Segment 8 Output
63	P7	_	FIP Segment 7 Output
64	P6	-	FIP Segment 6 Output
65	P5	OUT	FIP Segment 5 Output
-	P4	- 001	
66		-	FIP Segment 4 Output
67	P3	-	FIP Segment 3 Output FIP Segment 2 Output
68		-	· · ·
69	P1		FIP Segment 1 Output
70	G11	-	FIP Grid 11 Output
71	G10	1	FIP Grid 10 Output
72	G9	1	FIP Grid 9 Output
73	G8	-	FIP Grid 8 Output
74	G7		FIP Grid 7 Output
75	G6	OUT	FIP Grid 6 Output
76	G5	1	FIP Grid 5 Output
77	G4	1	FIP Grid 4 Output
78	G3	1	FIP Grid 3 Output
79	G2	1	FIP Grid 2 Output
80	G1		FIP Grid 1 Output

F

В

С

D

Ε

1 ■ 2 ■ 3 ■ 4

• DVD Data Processor

5

Pin Function

Pin Funct	Pin Function					
No.	Pin name	Dir.	Pin Functions			
3, 40, 50, 54, 84, 103, 107, 145, 154, 158, 207	VDD3.3	_	It is a power supply of digital circuit. Be connected to +3.3V.			
15, 18, 27, 53, 64, 74, 78, 92, 104, 130, 157, 164, 183, 191, 208	VDD2.5	_	It is a power supply of digital circuit. Be connected to +2.5V.			
1, 2, 16, 17, 26, 41, 51, 52, 63, 73, 79, 85, 91, 105, 106, 131, 144, 150, 155, 156, 178, 182, 190	GND	-	It is a ground of digital circuit.			
167, 171, 175	NC	_	It is a non-use pin. Fix it in GND or VDD.			
165 166	AVDD	_	It is a power supply supply terminal for built-in analog-to-digital converter. Supply +2.5V (analog).			
176 177	AGND	_	It is a GND terminal for built-in D/A converter.			
6	BUNRI	IN	It is a separation test control terminal of inside RAM. Input LOW in use usually.			
90	TMC1	IN	It is a test terminal. Input LOW in use usually.			
148	TMC2	IN	n is a test terminal. Input LOW in use usually.			
4	DMCK/RF_A	IN	It is the system clock input of DVD/CD-ROM decoder. Input 10-54MHz.			
189	CKCD	IN	It is master clock of an audio system I/F block. In audio out of a CD, input 16.9MHz of reference clock.			
5	DMACKI/PD4	IN	Fix unused time (unused usually) in GND or VDD.			
149	VCOCLK	IN	With system clock of spindle demodulator, it is connected to VCO of outside charge account.			
161	XRESET	IN	By the input of a LOW level, It initialize the whole large scale integrated circuit system.			
135	SA19	I/O	Connect address bus of central processing unit.			
134	SA18					
133	SA17					
132	SA16					
129	SA15					
128	SA14					
127	SA13]				
126	SA12	1				
125	SA11	1				
124	SA10]				
123	SA9					

7

В

С

D

Е

47Ai 115

1	2	3	4

No.	Pin name	Dir.	Pin Functions
122	SA8	IN	Connect address bus of central processing unit.
121	SA7		
120	SA6		
119	SA5		
118	SA4		
117	SA3		
116	SA2		
115	SA1		
114	SA0		
99	SAD7	I/O	Connect a data bus of central processing unit.
100	SAD6		
101	SAD5		
102	SAD4		
108	SAD3	7	
109	SAD2	7	
110	SAD1	7	
111	SAD0	7	
97	XSRD	IN	Be connected to a RD signal of central processing unit.
98	XSWR	IN	Be connected to a WR signal of central processing unit.
96	XSCL1	IN	It is chip select signal from central processing unit. XSRD/XSWR becomes effective at the time of LOW this signal.
95	XSWAIT	OUT	It is the WAIT output for central processing unit. This terminal must leave access from central processing unit at the time of LOW.
94	XSDREQ	OUT	It is a DMA demand for central processing unit. LOW level hip of this terminal falls down and activates DMA transfer with an edge.
93	SDACK	IN	It is DMA answer back. Data are output with HIGH this signal by SAD (7:0).
112	XIRQ10	OUT	It demand interrupt for central processing unit with LOW.
113	XIRQ11	OUT	Both terminals can set it with a register whether they output it.
141	FGPL/PE3	IN	Input a turn pulse from spindle motor.
147	FPWM	OUT	It is 7bitPWM output terminal for FG servo. It is the 3 value output of HIGH,LOW, high impedance.
146	VPWM	OUT	It is 5bitPWM output terminal for speed servo. It is the 3 value output of HIGH,LOW, high impedance.
143	PPWM	OUT	It is pulse width modulation output terminal for phase servo. It is the 3 value output of HIGH,LOW, high impedance.
142	RERR	OUT	It is control output for rough servo. It is the 3 value output of HIGH,LOW, high impedance.
31	PA7	I/O	It is general-purpose I/O port. By setting of a \$70 register, You can select a function.
32	PA6		CDDO inputs a digital out signal from a CD decoder. DIFOUT is digital audio output terminal based on IEC958.
33	PA5		BCA is terminal to input a BCA code into.
34	PA4		RWDIN is terminal to input a WOBBLE signal into. BCA/RWDIN terminal becomes necessary with RW revitalization machines.
35	CDDO/PA3	7	25. V. T. 214 Tominal 2000/1100 Hoodsally Will Hav Tovilalization Hadrillos.
36	DIFOUT	7	
196	BCA/PA1	7	
195	RWDIN/PA0	-	

F

В

С

D

Ε

116 DV-47Ai 3 = 3

	1		
No.	Pin name	Dir.	Pin Functions
138	PD7/STATUS2	OUT	It output a various monitor signal (STATUS (2:0)). By setting of a \$ 70 register, You can use it as a general-purpose I/O port port.
139	PD6/STATUS1		
140	PD5/STATUS0		
151	DUTY50	OUT	It always output a pulse of duty 50%. It give reference voltage of a various PWD signal of the recovery system.
160	ASC	OUT	It output frequency error of a sink period as a PWD pulse.
153	APC	OUT	It output a phase error of phase locked loop as a PWD pulse.
159	ATC	OUT	It output a direct current error of a RF signal as a PWD pulse.
152	AFC	OUT	It output VC OCL k and frequency error of reference clock as a PWD pulse. It is the 3 value output of HIGH,LOW, high impedance.
163	DEFECT/PE1	IN	It is the diffect signal input from the outside. Then a phase error of phase locked loop outputs this terminal in HIGH (APC), and it is done front value hold.
162	T_DET/PC7	OUT	It output a tangential-tilt search result as a pulse width modulation pulse.
70	DA13	OUT	It is address signal of DRAM for a VBR buffer.
71	DA12		
72	DA11		
75	DA10		
76	DA9		
77	DA8		
80	DA7		
81	DA6		
82	DA5		
83	DA4		
86	DA3		
87	DA2		
88	DA1		
89	DA0		
39	DD15	I/O	It is a data bus of DRAM for a VBR buffer.
42	DD14		
43	DD13		
44	DD12		
45	DD11		
46	DD10	1	
47	DD9	1	
48	DD8	1	
49	DD7	1	
55	DD6	1	
56	DD5	1	
57	DD4		
58	DD3	1	
59	DD2	1	
60	DD1	1	
61	DD0	1	

7

8

Α

В

С

D

Ε

F

117 8

DV-47Ai

6

5

1	2	3	4

No.	Pin name	Dir.	Pin Functions
69	XDRAS	OUT	It is a RAS signal of DRAM of a VBR buffer.
67	XDCAS/XDCASL	OUT	It is a CAS signal of DRAM of a VBR buffer.
66	XDOE/DQML	OUT	It is an OE signal of DRAM of a VBR buffer.
65	XDWE	OUT	It is a WE signal of DRAM of a VBR buffer.
13	SDATA7	OUT	It is a data output bus of a VIDEO_DMA channel.
14	SDATA6		Be connected to MPEG decoder.
19	SDATA5		
20	SDATA4		
21	SDATA3		
22	SDATA2		
23	SDATA1		
24	SDATA0		
29	SREQ	IN	It is a data transfer demand terminal of a VIDEO_DMA channel. Be connected to MPEG decoder. You can change polarity by setting.
25	XSACK/PC5	OUT	It is a transfer reply terminal of a VIDEO_DMA channel. Be connected to MPEG decoder. Output form varies with setting.
28	XWR	OUT	It is a transfer reply terminal of a VIDEO_DMA channel. Be connected to MPEG decoder. Output form varies with setting.
30	XAVTRM/PC6	OUT	It is a signal to show the top of a sector of transfer data of a VIDEO_DMA channel in.
7	DSPA0/PC0	OUT	When it connects Motorola Digital Signal Processor as destination of an AUDIO_DMA
8	DSPA1/PC1		channel, it is the signal which gives a DMA address to Motorola Digital Signal Processor.
9	DSPA2/PC2		
206	ASDATA0/PB0	I/O	It is general-purpose I/O port.
205	ASDATA1/PB1		By setting of a \$70 register, It become a data output bus of an AUDIO_DMA channel besides a port.
204	ASDATA2/PB2		
203	ASDATA3/PB3		
202	ASDATA4/PB4		
201	ASDATA5/PB5		
200	ASDATA6/PB6	1	
199	ASDATA7/PB7		
10	XAWR	OUT	It is a transfer reply terminal of an AUDIO_DMA channel. Output form varies with setting.
11	XASACK	OUT	It is a transfer reply terminal of an AUDIO_DMA channel. Output form varies with setting.
12	ASREQ	IN	It is a transfer demand terminal of an AUDIO_DMA channel. You can change polarity by setting.
192	BCK	OUT	It is the bit clock output to DAC.
193	LRCK	OUT	It is the LRCK signal output to DAC.
194	ADATA0	OUT	It is the serial data output to DAC.
187	CDBCK	IN	It input a bit clock from a CD decoder. Prospective frequency is 2.1168MHz(48fs).
186	CDLR	IN	It input a LRCK signal from a CD decoder.
185	CDDT	IN	It input audio system data from a CD decoder.
181	WFCK	IN	It is frame clock signal of a CD.
180	SCOR	IN	It is input terminal of assistant code sink of a CD.

F

118

В

С

D

Ε

1 2 3

No.	Pin name	Dir.	Pin Functions	
179	SBSO	IN	It is an assistant code data input terminal of a CD.	
184	EXCK	OUT	It is a shift clock making timeliness to send data forth on a SBSO terminal.	
188	C2FI/PE2	IN	It is input terminal of C2 error flag from a CD decoder.	
136	FSX/STATUS4	I/O	It input a FSX signal from a CD decoder. FSX signal is 7.35Khz at normal speed with frame alignment signal of error correction CIRC. By setting of a \$7F register, It become the internal monitor output (STATUS 4).	
137	EFLG/STATUS3	I/O	It input an EFLG signal from a CD decoder. An EFLG signal is a monitor signal of error correction processing movement of CIRC. By setting of a \$7F register, It become the internal monitor output (STATUS 3).	
172	AIN	IN	It is analog RF signal input terminal to built-in A/D converter.	
168	VRT	IN	It is reference voltage input terminal of built-in A/D converter.	
169	VRTS	OUT	Connect with VRT.	
170	VRC	OUT	It is center voltage output terminal of built-in A/D converter.	
174	VRB	IN	It is reference voltage input terminal of built-in A/D converter.	
173	VRBS	OUT	Connect with VRB.	
37	CKE/PD3	OUT	It is an Enable signal of SDCLK.	
38	CSB/PD2	OUT	It is chip select signal of SDRAM.	
62	SDCLK	OUT	It is a terminal outputting a movement clock of SDRAM.	
68	XCASH/DOMH	OUT	When it uses DRAM of bus 16 wide bit, it is a CAS signal of high rank 8bit.	
197	VREQEN/PD1	I/O	It is an Enable signal of Video-REQ.	
198	AREQEN/PD0	I/O	It is an Enable signal of Audio-REQ.	

8

Α

В

С

D

Ε

F

119

8

6

DV-47Ai 7

6

5

■ PD0274A (DVDM ASSY : IC552)

Audio Quality Enhancer (AQE)

Pin Arrangement

Α

В

С

D


Ε

F

1	O DAIN	DALOUT	24
2	LRIN	DAROUT	23
3	BCKIN	LROUT	22
4	RSTB	BCKOUT	21
5	CGND	CGND	20
6	XIN	OVDD	19
7	IGND	NC	18
8	ICVDD	NC	17
9	SCLK	NC	16
10	SDATA	NC	15
11	CSB	NC	14
12	NC	NC	13
			ı

Block Diagram

3



4

Pin Function

No.	Name	I/O	Pin Function			
1	DAIN	ı	Audio data input			
2	LRIN	ı	L/R clock input			
3	BCKIN	ı	Bit clock input (48fs/64fs)			
4	RSTB	ı	System reset "0" = Reset			
5	CGND	_	Ground (0V) for Core			
6	XIN	ı	System clock input (128fs/192fs/256fs/384fs/512fs/768fs)			
7	IGND	-	Ground (0V) for Input Buffer			
8	ICVDD	-	Power supply (3.3V) for Core and Input Buffer			
9	SCLK	ı	Microcomputer interface clock input			
10	SDATA	ı	Aicrocomputer interface data input			
11	CSB	ı	Microcomputer interface chip select input "0" = Enable, "1" = Disenable			
12	NC					
13	NC					
14	NC	Ι,	No connection			
15	NC	'	No connection			
16	NC					
17	NC					
18	OVDD	_	Power supply (3.3V) for Output Buffer			
19	OGND	_	Ground (0V) for Output Buffer			
20	CGND	_	Ground (0V) for Core			
21	BCKOUT	0	Bit clock output (48fs/64fs)			
22	LROUT	0	L/R clock output. WCLK output at PCM1704.			
23	DAROUT	0	R ch audio data output			
24	DALOUT	0	L ch audio data output or L/R ch multiplex output			

DV-47Ai

120

■ ADV7300AKST (DVDM ASSY : IC831)


6

Video Encoder IC

5

5

• Pin Arrangement



7

8

Α

В

С

D

Ε

F

DV-47Ai

6

- 8

В

С

D

Ε

Pin MnemonicInput/Output		Function			
DGND	G	Digital Ground			
AGND	G	Analog Ground			
GND_IO	G	Digital Ground			
CLKIN_B	I	P xel Clock Input. Requires a 27MHz reference clock for Progressive Scan Mode or 74.25MHz (74.1758MHz) reference clock in HDTV mode. This clock input pin is only used in simultaneous SD and HD mode.			
CLKIN_A	I	P xel Clock Input for HD only or SD only modes.			
COMP	О	Compensation Pin for DACs. Connect $0.1\mu F$ Capacitor from COMP pin to V_{AA} .			
DAC A	О	CVBS/ GREEN/ Y SD analog output.			
DAC B	O	Luma/ BLUE/ U SD analog output.			
DAC C	O	Chroma/ RED/ V SD analog output.			
DAC D	O	in SD only mode: CVBS/GREEN/ Y analog output in HD only mode and simultaneous HD/SD: Y/ GREEN (HD) analog output.			
DAC E	O	in SD only mode: Luma/BLUE/ U analog output in HD only mode and simultaneous HD/SD: Pr/ RED (HD) analog output.			
DAC F	O	in SD only mode: Chroma/RED/ V analog output in HD only mode and simultaneous HD/SD: Pb/ BLUE (HD) analog output.			
P_BLANK	I	Video Blanking Control Signal for HD sync in simultaneous SD/HD mode and HD			
P_HSYNC	I	HD only mode. Video Horizontal Sync Control Signal for HD sync in simultaneous SD/HD mode and HD only mode.			
P_VSYNC	I	Video Vertical Sync Control Signal for HD sync in simultaneous SD/HD mode and HD only mode.			
$\overline{S}_{\overline{B}}\overline{L}\overline{A}\overline{N}\overline{K}$	I/O	Video Blanking Control Signal for SD.			
<u>s_hsync</u>	I/O	Video Horizontal Control Signal for SD. Option to o/p SD HSYNC or HD HSYNC in SD Slave Mode 0 and/or any HD mode.			
<u>s_vsync</u>	I/O	Video Blanking Control Signal for SD. Option to o/p SD VSYNC or SD HSYNC in SD Slave Mode 0 and/or any HD mode.			
C9-0	I	10-Bit Progressive scan/ HDTV input port for CrCb color data in 4:2:2 input mode. In 4:4:4 input mode this input port is used for the Cb [Blue/U] data. The LSBs are set up on pins C0, C1. In default mode the input on this port is output on DAC E.			
Y9-0	I	10-Bit Progressive scan/ HDTV input port for Y data. The LSBs are set up on pins Y0, Y1. In default mode the input on this port is output on DAC D.			
S9-S0	I	10-Bit Standard Definition input port. Or Progressive Scan/ HDTV input port for Cr [Red/V] color data in 4:4:4 input mode. The LSBs are set up on pins S0, S1. In default mode the input on this port is output on DAC F.			
RESET	I	This input resets the on-chip timing generator and sets the ADV7300/01 into Default Register setting. Reset is an active low signal.			

2

3

F

DV-47Ai

$R_{SET1,2}$	I	A 1520 Ohms resistor must be connected from this pin to AGND and is used to control the amplitudes of the DAC outputs.			
SCL_SI	I	Multifunctional input: MPU Port Serial Interface Clock Input or SPI input.			
SDA_CLKSP	I/O	Multifunctional pin: MPU Port Serial Data Input/Output or SPI clock input.			
ALSB_SO	I/O	Multifunctional pin. TTL Address Input. This signal sets up the LSB of the MPU address. When this pin is tied low the I2C filter is activated which reduces noise on the I2C interface. When this pin is tied high, the input bandwidth on the I2C lines is increased. SPI output.			
<u>SPĪ</u> /I2C	I	When this input pin is brought low, the ADV7300/01 interfaces over the SPI port and uses this input as part of the 4 wire SPI nterface. When this input pin is tied high [Vdd_IO], the ADV7300/01 interfaces over the I2C port.			
$V_{\mathrm{DD_{-}IO}}$	P	Digital power supply			
$V_{\scriptscriptstyle DD}$	P	Digital power supply			
V_{AA}	P	Analog power supply			
V_{REF}	I/O	Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235V).			
EXT_LF	I	External Loop filter for the internal PLL.			
RTC_SCR_TR	I	Multifunctional Input: Real Time Control (RTC) nput, Timing Reset nput, Subcarrier Reset nput.			

8

Α

В

С

D

Ε

F

6

5

123

5

■ PM0033A (DVDM ASSY : IC902)

• Progressive Scan Converter (PRO2)

Pin Arrangement


Α

В

С

D

Ε



24 DV-47Ai

5

nctior	<u> </u>			
Pin No.	Name	I/O/ P	Attribute	Functional Description
1	VDD3	Р	-	VDD for IO (3.3V)
2	CLKI	In	LVTTL	27MHz System clock input terminal
3	PLL_TEST	In	LVTTL	Test exclusive use input terminal
4	PLL_EN	In	LVTTL	PLL enable input terminal
5	VDD2	Р	-	VDD for Core (2.5V)
6	CLKO	Out	2mA	27MHz Clock output terminal
7	PD0	Inout	LVTTL, leakage, 2mA	Image data I/O port D(LSB)
8	PD1	Inout	LVTTL, leakage, 2mA	Image data I/O port D
9	PD2	Inout	LVTTL, leakage, 2mA	Image data I/O port D
10	PD3	Inout	LVTTL, leakage, 2mA	Image data I/O port D
11	PD4	Inout	LVTTL, leakage, 2mA	Image data I/O port D
12	GND	Р	-	Digital Ground
13	VDD3	Р	-	VDD for IO (3.3V)
14	PD5	Inout	LVTTL, leakage, 2mA	Image data I/O port D
15	PD6	Inout	LVTTL, leakage, 2mA	Image data I/O port D
16	PD7	Inout	LVTTL, leakage, 2mA	Image data I/O port D
17	PD8	Inout	LVTTL, leakage, 2mA	Image data I/O port D
18	PD9	Inout	LVTTL, leakage, 2mA	Image data I/O port D(MSB)
19	GND	Р	-	Digital Ground
20	GND	Р	-	Digital Ground
21	GND	Р	-	Digital Ground
22	VDD3	Р	-	VDD for IO (3.3V)
23	NHS	In	Schmitt	Horizontal synchronization input terminal
24	NVS	In	Schmitt	Vertical synchronization input terminal
25	PA0	In	LVTTL	Image data I/O port A(LSB)
26	PA1	In	LVTTL	Image data I/O port A
27	PA2	In	LVTTL	Image data I/O port A
28	PA3	In	LVTTL	Image data I/O port A
29	PA4	In	LVTTL	Image data I/O port A
30	PA5	In	LVTTL	Image data I/O port A
31	PA6	In	LVTTL	Image data I/O port A
32	PA7	In	LVTTL	Image data I/O port A
33	PA8	In	LVTTL	Image data I/O port A
34	PA9	In	LVTTL	Image data I/O port A(MSB)
35	MA4	Out	2mA	SDRAM address output terminal
36	MA3	Out	2mA	SDRAM address output terminal
37	MA5	Out	2mA	SDRAM address output terminal
38	MA2	Out	2mA	SDRAM address output terminal
39	GND	Р	-	Digital Ground
40	VDD3	Р	-	VDD for IO (3.3V)
<u> </u>	l	1		

6

7

7

Α

8

В

С

D

Ε

2 3 4

Pin No.	Name	I/O/ P	Attribute	Functional Description
41	VDD2	Р	-	VDD for Core (2.5V)
42	MA6	Out	2mA	SDRAM address output terminal
43	MA1	Out	2mA	SDRAM address output terminal
44	MA7	Out	2mA	SDRAM address output terminal
45	MA0	Out	2mA	SDRAM address output terminal(LSB)
46	MA8	Out	2mA	SDRAM address output terminal
47	MA10	Out	2mA	SDRAM address output terminal
48	VDD3	Р	-	VDD for IO (3.3V)
49	MA9	Out	2mA	SDRAM address output terminal
50	MA11	Out	2mA	SDRAM address output terminal(MSB)
51	GND	Р	-	Digital Ground
52	RAS	Out	2mA	SDRAM Row Address Strobe Command output terminal
53	MCLK	Out	4mA	SDRAM Clock output terminal (54MHz)
54	CAS	Out	2mA	SDRAM Column Address Strobe Command output terminal
55	WE	Out	2mA	SDRAM Write Enable output terminal
56	VDD3	Р	-	VDD for IO (3.3V)
57	MD8	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
58	MD7	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
59	MD9	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
60	PDOEN	In	LVTTL	Image port D input and output setting input terminal (L: input, H: output)
61	GND	Р	-	Digital Ground
62	GND	Р	-	Digital Ground
63	MD6	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
64	MD10	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
65	VDD3	Р	-	VDD for IO (3.3V)
66	MD5	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
67	MD11	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
68	MD4	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
69	MD12	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
70	MD3	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
71	MD13	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
72	GND	Р	-	Digital Ground
73	VDD3	Р	-	VDD for IO (3.3V)
74	MD2	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
75	MD14	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
76	MD1	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
77	MD15	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal
78	MD0	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal(LSB)
79	VDD2	Р	-	VDD for Core (2.5V)
80	VDD3	Р	-	VDD for IO (3.3V)
81	VDD3	Р	-	VDD for IO (3.3V)
82	GND	Р	-	Digital Ground
83	MD16	Inout	LVTTL, 2mA, Pullup	SDRAM data input-output terminal

1 2 3

F

В

С

D

Ε

5 Pin Name I/O/ Attribute **Functional Description** No. 84 MD17 Inout LVTTL, 2mA, Pullup SDRAM data input-output terminal LVTTL, 2mA, Pullup 85 MD18 Inout SDRAM data input-output terminal 86 MD19 Inout LVTTL, 2mA, Pullup SDRAM data input-output terminal(MSB) 87 **GND** Ρ Digital Ground Р 88 **AGND** Ground for DAC DAO_Y Out 89 Analog video-out (Y) AVDD2 Ρ VDD for DAC (2.5V) 91 DAO_Cb Out Analog video-out (Cb) Р 92 **AGND** Ground for DAC 93 DAO_Cr Out Analog video-out (Cr) AVDD2 Ρ 94 VDD for DAC (2.5V) **VREF** 95 In DAC reference voltage input terminal 96 **FSADJ** Inout An ohms connection terminal for DAC peak swing setting AVDD2 Р 97 VDD for DAC (2.5V) 98 VG Out A volume connection terminal for gate voltage compensation of a DAC electric current cell AGND Р Ground for DAC 99 100 **GND** Ρ Digital Ground Р 101 **GND** Digital Ground 102 **GND** Ρ Digital Ground **GND** Р Digital Ground 103 104 CLMP Out 2mA Clamp pulse output terminal 105 TEST0 In LVTTL Test exclusive use input terminal TEST1 LVTTL 106 In Test exclusive use input terminal 107 TEST2 In LVTTL Test exclusive use input terminal 108 TEST3 LVTTL In Test exclusive use input terminal 109 TEST4 LVTTL In Test exclusive use input terminal 110 SPR0 Out 2mA Serial-to-parallel conversion output terminal(LSB) Out 111 SPR1 2mA Serial-to-parallel conversion output terminal VDD3 Р 112 VDD for IO (3.3V) SPR2 Serial-to-parallel conversion output terminal 113 Out 2mA 114 SPR3 Out 2mA Serial-to-parallel conversion output terminal 115 SPR4 Out 2mA Serial-to-parallel conversion output terminal 116 SPR5 Out 2mA Serial-to-parallel conversion output terminal Р 117 **GND** Digital Ground 118 SPR6 Serial-to-parallel conversion output terminal Out 2mA SPR7 Serial-to-parallel conversion output terminal(MSB) 119 Out 2mA 120 VDD3 Р VDD for IO (3.3V) 121 VDD2 Ρ VDD for Core (2.5V) 122 GND Р Digital Ground 123 PB0 Inout LVTTL, leakage, 2mA Image data I/O port B(LSB) 124 PB1 Image data I/O port B Inout LVTTL, leakage, 2mA PB2 125 Inout LVTTL, leakage, 2mA Image data I/O port B PB3 126 Inout LVTTL, leakage, 2mA Image data I/O port B

8

В

D

Ε

127

Р

Inout

127

128

5

VDD3

PB4

- -

LVTTL, leakage, 2mA

VDD for IO (3.3V)

Image data I/O port B

1 2 3 4

Pin No.	Name	I/O/ P	Attribute	Functional Description
129	PB5	Inout	LVTTL, leakage, 2mA	Image data I/O port B
130	GND	Р	-	Digital Ground
131	PB6	Inout	LVTTL, leakage, 2mA	Image data I/O port B
132	PB7	Inout	LVTTL, leakage, 2mA	Image data I/O port B
133	PB8	Inout	LVTTL, leakage, 2mA	Image data I/O port B
134	PB9	Inout	LVTTL, leakage, 2mA	Image data I/O port B(MSB)
135	PBOEN	In	LVTTL	Image port B input and output setting input terminal (L: input, H: output)
136	VDD3	Р	-	VDD for IO (3.3V)
137	PC0	Out	2mA	Image data I/O port C(LSB)
138	PC1	Out	2mA	Image data I/O port C
139	PC2	Out	2mA	Image data I/O port C
140	PC3	Out	2mA	Image data I/O port C
141	GND	Р	-	Digital Ground
142	GND	Р	-	Digital Ground
143	PC4	Out	2mA	Image data I/O port C
144	PC5	Out	2mA	Image data I/O port C
145	VDD3	Р	-	VDD for IO (3.3V)
146	PC6	Out	2mA	Image data I/O port C
147	PC7	Out	2mA	Image data I/O port C
148	PC8	Out	2mA	Image data I/O port C
149	PC9	Out	2mA	Image data I/O port C(MSB)
150	GND	Р	-	Digital Ground
151	CSB	In	Schmitt	MPU Interface chip select input terminal
152	SDA	In	Schmitt	MPU Interface data entry terminal
153	SCL	In	Schmitt	MPU Interface clock input terminal
154	SRN	In	Schmitt	System reset input terminal
155	CKIPOL	In	LVTTL	System clock polarity setting input terminal
156	PLL_VDD	Р	-	VDD of PLL exclusive use (2.5V)
157	CPOUT	Out	Analog	Analog output terminal from PLL charge pump
158	VCOIN	In	Analog	Analog input terminal from PLL outside charge account loop filter
159	PLL_GND	Р	-	Ground of PLL exclusive use
160	VDD3	Р	-	VDD for IO (3.3V)

128 •

В

С


D

Ε

F

2

- IEEE1394 PHY LINK
- Pin Arrangement



DV-47Ai

_

129

Ε

В

• Pin Function

В

С

D

Ε

Pin Name	Pin No	I/O	Description
Power & Ground Pin	ıs		
DISABLE_IFZ	64	I	Interface Disable. When asserted, the interfaces are put into a Hi-Z state. Interfaces include: ex-CPU, HSDI, GPIO, and WTCH_DG_TMRZ.
HPS	62	I	Host Power Status. This indicates the power status of the external system to iceLynx-Micro. A rising edge indicates the system CPU has been turned ON. (The internal ARM should wake up.) A falling edge indicates the system CPU has been turned OFF. (The internal ARM decides if power down is necessary.)
LOW_PWR_RDY	63	0	Output to system to indicate iceLynx-Micro is ready to go into a low power state. The ARM and WTCH_DG_TMRZ control this pin.
WTCH_DG_TMRZ	88	0	Watch Dog Timer (for the ARM.) iceLynx-Micro hardware asserts this pin whenever ARM software has not updated the Timer2 register within the allowed time period.
RESET_ARMZ	60	I	ARM reset. This signal resets the internal ARM processor.
RESETZ	59	I/O	Device reset. This signal resets all logic. This includes the PHY, Link core, memory, the ARM, and random logic.
VSS	1, 21, 55, 76, 102 117 131, 146, 162 176		Digital Ground.
AGND	24, 27, 35, 45,		Analog Ground.
PLL_GND	54		PLL Ground.
VDD	4, 20, 56, 75, 101 116, 130 145, 161		Digital Power Supply. Must be set to 3.3V nominal.

2

3

Pin Name	Pin No	I/O	Description
AVDD	23, 28, 32, 41, 48		Analog Power Supply. Must be set to 3.3V nominal.
PLL VDD	51		PLL Power Supply. Must be set to 3.3V nominal.
Regulator Pins	31		The Let Tower Supply. Must be set to 0.54 Homman.
REG_ENZ	73	I	Internal Regulator Enable. The iceLynx-Micro core voltage is 1.8V. Internal regulators are used to regulate the 3.3V VDD inputs to 1.8V. This pin enables the regulators.
REG_OUT0	74	0	1.8V Regulator Output. This pin should be connected to ground using a 0.1uF capacitor.
REG_OUT1	115	0	1.8V Regulator Output. This pin should be connected to ground using a 0.1uF capacitor.
REG_OUT2	160	0	1.8V Regulator Output. This pin should be connected to ground using a 0.1uF capacitor.
External CPU Interf	ace Pins		
MCIF_ACKZ	95	I/O	MCIF Acknowledge pin. Default active low. iceLynx-Micro asserts this signal if it has completed the MCIF request. This signal is always driven. This signal is used for the following modes: • 68000 + Wait I/O Access • MPC850 I/O Access In Serial MCIF Mode, this pin is used for the Serial Read Acknowledge (SMCIF_RACKZ.)
MCIF_ADDR1	120	I	MCIF Address 1 pin. This data pin is the least significant bit of the MCIF Address Bus. MCIF_ADDR0 is internally grounded. Only 16-bit addressing is allowed. MCIF_ADDR1 should be connected to the Address1 signal of the system CPU.
MCIF_ADDR10	129	I	MCIF Address 10 pin. This data pin is the most significant bit of the MCIF Address Bus.
MCIF_ADDR2	121	ı	MCIF Address 2 pin
MCIF_ADDR3	122	I	MCIF Address 3 pin
MCIF_ADDR4	123	1	MCIF Address 4 pin
MCIF_ADDR5	124	1	MCIF Address 5 pin
MCIF_ADDR6	125		MCIF Address 6 pin
MCIF_ADDR7	126	11	MCIF Address 7 pin
MCIF_ADDR8	127	+!	MCIF Address 8 pin
MCIF_ADDR9	128		MCIF Address 9 pin

7

8

Α

В

С

D

Е

F

DV-4/AI

6

131

8

7

5

1	2	3	4

Pin Name	Pin No	I/O	Description
		"	200011911011
MCIF_BUSCLK	98	I	MCIF Bus Clock. This pin is only used for the MCIF
			synchronous mode. (MPC850 I/O Access) and the Memory Access.
			This signal should be tied high if not used.
			The digital chodic be also high in Not deed.
			In Serial MCIF Mode, this pin is used for the Serial Write Clock
			(SMCIF_WCLK.)
MCIF_CS_IOZ	90	I	MCIF Chip Select for all I/O MCIF modes.
			In Carial MCIE Made, this pip is used for the Carial Write
			In Serial MCIF Mode, this pin is used for the Serial Write Request (SMCIF_WREQZ.)
MCIF_CS_MEMZ	91	I/O	MCIF Chip Select for the Memory MCIF mode.
			,
			In Serial MCIF Mode, this pin is used for the Serial Write
			Acknowledge (SMCIF_WACKZ.)
MCIF_DATA0	99	I/O	MCIF DATA 0 pin. This data pin is the least significant bit of
			the MCIF Data Bus.
			In Serial MCIF Mode, this pin is used for the Serial Read Data
			(SMCIF_RDATA.)
MCIF_DATA1	100	I/O	MCIF DATA 1 pin.
MCIF_DATA10	111	I/O	MCIF DATA 10 pin.
MCIF_DATA11	112	I/O	MCIF DATA 11 pin.
MCIF_DATA12	113	I/O	MCIF DATA 12 pin.
MCIF_DATA13	114	I/O	MCIF DATA 13 pin.
MCIF_DATA14	118	I/O	MCIF DATA 14 pin.
			·
MCIF_DATA15	119	I/O	MCIF DATA 15 pin. This data pin is the most significant bit of
MOIE DATAG	100	1/0	the MCIF Data Bus.
MCIF_DATA2 MCIF_DATA3	103	I/O I/O	MCIF DATA 2 pin. MCIF DATA 3 pin.
MCIF_DATA4	105	I/O	MCIF DATA 4 pin.
MCIF_DATA5	106	I/O	MCIF DATA 5 pin.
MCIF_DATA6	107	I/O	MCIF DATA 6 pin.
MCIF_DATA7	108	I/O	MCIF DATA 7 pin.
MCIF_DATA8	109	I/O	MCIF DATA 8 pin.
MCIF_DATA9	110	I/O	MCIF DATA 9 pin.
MCIF_ENDIAN	132		MCIF Endian Pin. This sets the Endianess for accesses
			between the external CPU and the internal iceLynx-Micro memory. This pin sets Endianess for all MCIF modes and the
			Serial MCIF mode.
			When set to a logical 0, data is read/written to the ex-CPU
			exactly as it is stored in iceLynx-Micro memory. (Big Endian)
			When set to a logical 1, data is swapped on half-word and
			byte boundaries before it is read/written to the ex-CPU. (Little
			Endian)

F

132

В

С

D

Ε

1 ■ 2 ■ 3 ■

Pin Name	Pin No	I/O	Description
MCIF_INTZ	89	0	MCIF Interrupt. This signal is push-pull. (always asserted) It
WOII _IIVIZ	00		does not require a pull-up resistor.
MCIF_MODE0	133	1	MCIF Mode 0. Used to select MCIF mode.
MCIF_MODE1	134	ı	MCIF Mode 1. Used to select MCIF mode.
MCIF_MODE2	135	ı	MCIF Mode 2. Used to select MCIF mode.
MCIF_OEZ	96	I	MCIF Output Enable. Default active low. This input pin indicates if the system CPU wants to perform a MCIF read
			access. This signal is used for the following modes: • SH-3 I/O Access
			M16C/62 I/O Access
			Memory Access This signal should be tied bight for the same discount.
MOLE DW	92	1	This signal should be tied high if not used.
MCIF_RW	92	'	MCIF Read/Write pin. Default value for read is a logical 1. Default value for write is a logical 0.
			In Serial MCIF Mode, this pin is used for the Serial Write Data (SMCIF_WDATA.)
MCIF_STRBZ	93	I	MCIF Strobe pin. Default active low. This pin is used (along
			with MCIF_CS_IOZ) to validate the MCIF access. This signal
			is used for the following modes: • 68000 + Wait I/O Access
			MPC850 I/O Access
			When not used, this pin should be tied high.
			When het asea, this pin should be tied high.
			In Serial MCIF Mode, this pin is used for the Serial Read Clock (SMCIF_RCLK.)
MCIF_WAIT	94	0	MCIF Wait pin. Default active high. iceLynx-Micro asserts
			this signal if it is not ready to service an MCIF request. When
			not asserted, this signal is in high-Z state. This signal is used
			for the following modes:
			• 68000 + Wait I/O Access
			SH-3 I/O Access M16C/62 I/O Access
			WITOC/02 I/O Access
			In Serial MCIF Mode, this pin is used for the Serial Read Request (SMCIF_RREQZ.)
MCIF_WEZ	97	11	MCIF Write Enable. Default active low. This input pin
_			indicates if the system CPU wants to perform a MCIF write
			access. This signal is used for the following modes:
			SH-3 I/O Access
			M16C/62 I/O Access
			Memory Access
	 _		This signal should be tied high if not used.
Universal Asynchron		<u>er Tran</u>	
UART_RxD	86		UART receive port. Data from the system is input to the
HADT TVD	05	1	UART buffer using this pin.
UART_TxD	85	0	UART transmit port. Data from the UART buffer is output to the system using this pin.

7

8

Α

В

С

D

Е

F

5

DV-47Ai

133

6

5

1	2	3	4

Pin Name	Pin No	I/O	Description
Joint Test Action Grou	ip (JTAG) &	ARM	Pins
JTAG_TCK	80	I	JTAG Clock pin. Both the boundary scan and ARM JTAG
			uses this input for the JTAG clock.
JTAG_TDI	78	I	JTAG Test Data Input pin
JTAG_TDO	79	0	JTAG Test Data Output pin
JTAG_TMS	77	1	JTAG Test Mode Selector pin.
JTAG_TRST	81	I	JTAG Reset Pin. Both the boundary scan and ARM JTAG
1511 1510 551			uses this input for the JTAG clock.
ARM_JTAG_TDI	83		ARM JTAG Test Data Input pin
ARM_JTAG_TDO	84	0	ARM JTAG Test Data Output pin
ARM_JTAG_TMS	82	I	ARM JTAG Test Mode Selector pin
I ² C Serial Bus Pins			
SCL	68	I/O	I ² C Clock Pin. This pin should be tied to ground if no EEPOM
			is used.
			For EEPROM write operations, the GPIO8 settings are muxed
			with the SCL pin. Software can manipulate the GPIO8
			register settings in order to perform a write.
SDA	67	I/O	I ² C Data Pin
			For EEPROM write operations, the GPIO9 settings are muxed
			with the SDA pin. Software can manipulate the GPIO9
			register settings in order to perform a write.
General Purpose Input			
GPIO0	65	I/O	GPIO0. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
GPIO1	66	I/O	is input. GPIO1. Can be programmed as general-purpose input,
GPIOT	00	1/0	general-purpose output, or specific function. Power-up default
			is input.
GPIO2	15	I/O	GPIO2. Can be programmed as general-purpose input,
352	.	"	general-purpose output, or specific function. Power-up default
			is input.
GPIO3	16	I/O	GPIO3. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
			is input.
GPIO4	17	I/O	GPIO 4. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
			is input.
GPIO5	18	I/O	GPIO 5. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
			is input.
GPIO6	69	I/O	GPIO6. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
	<u> </u>		is input.
GPIO7	70	I/O	GPIO7. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
	<u>I</u>	Ĺ	is input.

В

С

D

Ε

F

	_		
Pin Name		I/O	Description
GPIO8	71	I/O	GPIO8. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
0.000	<u> </u>		is input.
GPIO9	72	I/O	GPIO9. Can be programmed as general-purpose input, general-purpose output, or specific function. Power-up default
			is input.
GPIO10	87	I/O	GPIO10. Can be programmed as general-purpose input,
			general-purpose output, or specific function. Power-up default
			is input.
Physical Layer Pins	1.00	1/0	Twisted Dair A Differential Cignal Terminals - For an unused
TPA0_N TPA1_N	29 36	I/O	Twisted Pair A Differential Signal Terminals. For an unused port, TPAN and TPAP signals can be left open.
TPA2 N	42		port, 11 Alvana 11 Al Signais can be left open.
TPAO_P	30		
TPA1_P	37		
TPA2_P	43		
TPB0_N	25		
TPB1_N	33	I/O	Twisted Pair B Differential Signal Terminals. For an unused
TPB2 N	39	" -	port, TPBN and TPBP signals can be left open.
TPB0 P	26		3
TPB1_P	34		
TPB2_P	40		
TPBIAS0	31		Twisted Pair Bias Output. These signals provide the 1.86V
TPBIAS1	38	I/O	nominal bias voltage needed for proper operation of the
TPBIAS2	44		twisted pair driver and receivers for signaling an iactive
			connectionî to a remote node.
			For an unused port, TPBIAS can be left unconnected.
R1	46		Current Setting Resistors. These pins are connected to
R0	47		external resistors to set the internal operating currents and
		-	cable driver output currents. A resistance of $6.34k\Omega \pm 1\%$ is
=====			required to meet the IEEE 1394-1995 output voltage limits.
FILTER0	49		PLL Filter Terminals. These terminals are connected to an
FILTER1	50	I/O	external capacitor to form a lag-lead filter required for stable
			operation of the internal frequency-multiplier PLL, which is
			using the crystal oscillator. A 0.1 µF± 10% capacitor is the
VI	150		only external component required to complete this filter.
XI	52		Crystal Oscillator Inputs. These terminals connect to a 24.576
X0	53	-	MHz parallel resonant fundamental mode crystal. The optimum values for the external shunt capacitors are
			dependent on the crystal used.
CPS	21	1	Cable Power Status. Input to iceLynx-Micro used to detect if
OI 3	-	'	cable power is present. This pin should be connected to the
			cable power through 390 k Ω resistor.
MSPCTL	19	I	- Canal Parior Minargin Coo Mar (Coloron
LINKON	61	0	Link On output. This signal is asserted whenever LPS is low
			and a Link On packet is received from the 1394 bus.
			<u>'</u>
High Speed Data Inter	face (HSDI)	Port 0) Pins
HSDI_60958_IN	173	1	60958 Data Input.

7

8

Α

В

С

D

Ε

F

DV-47Ai 7

135

6

5

5

1	2	3	4

Pin Name	Pin No	I/O	Description
HSDI_60958_OUT	179	0	60958 Data Output
			This signal is also used as FLWCTRL_DVALID in Flow
			Control Data Valid mode.
HSDI0_60958_IN	136	I	60958 Data Input.
HSDI0_AMCLK_IN	137		Audio Master Clock Input. This clock is used to decode the biphase encoding of 60958 data.
			This pin is also used to input the 1.5*BCLK for Flow Control mode.
HSDI0_AV	140	0	HSDI Port 0 Available. Programmable. Default active low.
			For receive from 1394, this signal indicates if a 1394 packet is
			available in the receive buffer for reading. The HSDI_AV
			signal for MPEG2 data also depends on time stamp based
			release.
			For transmit onto 1394, this signal can be used to indicate
			buffer level in HSDI TX mode 8 and 9 by programming a CFR.
			If the buffer level is above a programmed level, HSDI_AV will
			be asserted.
HSDI0_CLK	138	1	HSDI Port 0 Clock. Programmable. Default rising edge
			sample. This clock is used to operate the HSDI port 0 logic.
			In parallel mode, the maximum clock is 27MHz. In serial
			mode, the maximum clock is 70MHz.
			This signal is output to HSDI1_CLK in pass thru mode.
			This signal can be used as HSDIO MI DOM DOLK for DVD
			This signal can be used as HSDI0_MLPCM_BCLK for DVD-Audio Transmit.
HSDI0_D0	143	I/O	HSDI Port 0 Data 0 Pin. Data 0 is the least significant bit on
113010_00	143	1/0	the HSDI data bus.
			In serial mode, only HSDI0_D0 is used.
			This signal is output to HSDI1_D0 in pass thru mode.
			This signal can be used as HSDI0_MLPCM_D0 for DVD-
			Audio Transmit.
			Addio Transmit.
HSDI0_D1	144	I/O	HSDI Port 0 Data 1 Pin
			This signal is output to HSDI1_D1 in pass thru mode.
			This signal can be used as HSDI0_MLPCM_D1 for DVD-
			Audio Transmit.
HSDI0_D2	147	I/O	HSDI Port 0 Data 2 Pin
			This signal is output to HSDI1_D2 in pass thru mode.
			This signal can be used as HSDI0_MLPCM_D2 for DVD-
			Audio Transmit.
HSDI0_D3	148	I/O	HSDI Port 0 Data 3 Pin
			This signal is output to HSDI1_D3 in pass thru mode.
			This signal can be used as HSDI0_MLPCM_A for DVD-Audio
			Transmit.
HSDI0_D4	149	I/O	HSDI Port 0 Data 4 Pin
		1	This signal is output to HSDI1_D4 in pass thru mode

136 DV

В

С

D

Ε

Pin Name	Pin No	I/O	Description
HSDI0_D5	150	I/O	HSDI Port 0 Data 5 Pin This signal is output to HSDI1_D5 in pass thru mode
HSDI0_D6	151	I/O	HSDI Port 0 Data 6 Pin This signal is output to HSDI1_D6 in pass thru mode
HSDI0_D7	152	I/O	HSDI Port 0 Data 7 Pin. Data 0 is the most significant bit on the HSDI data bus. This signal is output to HSDI1_D7 in pass thru mode
HSDI0_DVALID	142	I/O	HSDI Port 0 Data Valid Pin. Programmable. Default active high. This pin indicates if data on the HSDI data bus valid for reading or writing. For transmit onto 1394, this signal is provided by the system with the data. For receive from 1394, iceLynx-Micro provides this signal with the data. For HSDI DV modes, this signal is used as HSDI0_FrameSync indicating DV frame boundary. This signal is output to HSDI1_DVALID in pass thru mode If not used in transmit mode, this signal can be tied low.
HSDI0_EN	139	I	HSDI Port 0 Enable. Programmable. Default active low. Input by the system to enable the HSDI for both transmit and receive from 1394. If not used, this signal can be tied enabled (low or high depending on the polarity set). The application can use HSDI_DVALID or HSDI_SYNC to validate the HSDI data. This signal can be used as HSDI0_MLPCM_LRCLK for DVD-Audio Transmit.
HSDI0_SYNC	141	I/O	HSDI Port 0 Sync Signal. Programmable. Default active high. This signal is used to indicate the start of packet. For transmit onto 1394, this signal is provided by the system with the data. For receive from 1394, iceLynx-Micro provides this signal with the data. This signal is output to HSDI1_SYNC in pass thru mode. If not used in transmit mode, this signal can be tied low or high depending on the polarity.
High Speed Data Inter	face (HSDI)	Port 1	Pins

DV-4/AI

137

5

D

В

Ε

F

1	2	3	4

Pin Name	Pin No	I/O	Description
HSDI1_AMCLK_IN	169	I	Audio Master Clock Input. This clock is used to decode the biphase encoding of 60958 data.
			This pin is also used to input the 1.5*BCK for Flow Control mode.
			MLPCM Interface, HSDI1 Audio Port, and HSDI1 video port share buffer 1. Only one interface can access the buffer at a time.
HSDI1_AMCLK_OUT	170	0	Audio Master Clock Output. This clock is derived from the VCO_CLK input. 60958 data output from iceLynx-Micro is biphase encoded using this clock.
HSDI1_AUDIO_ERR	171	0	Audio Error Signal. iceLynx-Micro asserts this signal whenever an Audio Error condition occurs. (Receive from 1394 only.)
HSDI1_AUDIO_MUTE	172	0	Audio Mute Status. iceLynx-Micro asserts this signal whenever an Audio Mute condition has occurred, and hardware has muted the HSDI1 audio interface. (Receive from 1394 only.)
HSDI1_AV	155	0	HSDI Port 1 Available. Programmable. Default active low.
			For receive from 1394, this signal indicates if a 1394 packet is available in the receive buffer for reading. The HSDI_AV signal for MPEG2 data also depends on time stamp based release. For transmit onto 1394, this signal can be used to indicate buffer level in HSDI TX mode 8 and 9 by programming a CFR.
			This pin can be used to indicate buffer level in transmit mode by programming a CFR. If the buffer level is above a programmed level, HSDI_AV is asserted.
HSDI1_CLK	153	I/O	HSDI Port 1 Clock. Programmable. Default rising edge sample. This clock is used to operate the HSDI port 1 logic. In parallel mode, the maximum clock is 27MHz. In serial mode, the maximum clock is 70MHz.
			This signal can be used as HSDI1_SACD_MCLK for SACD Transmit and Receive.
			MLPCM Interface, HSDI1 Audio Port, and HSDI1 video port share buffer 1. Only one interface can access the buffer at a time.
HSDI1_D0	158	I/O	HSDI Port 1 Data 0 Pin. Data 0 is the least significant bit on the HSDI data bus. In serial mode, only HSDI0_D0 is used.
			This signal can be used as HSDI1_SACD_D0 for SACD Transmit and Receive.

138 DV-47Ai 1 ■ 2

В

С

D

Ε

F

Pin Name	Pin No	I/O	Description
riii Naille	PIII NO	1/0	Description
HSDI1_D1	159	I/O	HSDI Port 1 Data 1 Pin
			This signal can be used as HSDI1_SACD_D1 for SACD Transmit and Receive.
HSDI1_D2	163	I/O	HSDI Port 1 Data 2 Pin
			This signal can be used as HSDI1_SACD_D2 for SACD Transmit and Receive.
HSDI1_D3	164	I/O	HSDI Port 1 Data 3 Pin
			This signal can be used as HSDI1_SACD_D3 for SACD Transmit and Receive.
HSDI1_D4	165	I/O	HSDI Port 1 Data 4 Pin
			This signal can be used as HSDI1_SACD_D4 for SACD Transmit and Receive.
HSDI1_D5	166	I/O	HSDI Port 1 Data 5 Pin
			This signal can be used as HSDI1_SACD_D5 for SACD Transmit and Receive.
HSDI1_D6	167	I/O	HSDI Port 1 Data 6 Pin
			This signal can be used as HSDI1_SACD_A for SACD Transmit and Receive.
HSDI1_D7	168	I/O	HSDI Port 1 Data 7 Pin. Data 0 is the most significant bit on the HSDI data bus.
HSDI1_DVALID	157	I/O	HSDI Port 1 Data Valid Pin. Programmable. Default active high. This pin indicates if data on the HSDI data bus valid for reading or writing. For transmit onto 1394, this signal is provided by the system with the data. For receive from 1394, iceLynx-Micro provides this signal with the data. For HSDI DV modes, this signal is used as HSDI0_FrameSync indicating DV frame boundary.
HSDI1_EN	154	I	If not used in transmit mode, this signal can be tied low. HSDI Port 1 Enable. Programmable. Default active low. Input by the system to enable the HSDI for both transmit and receive from 1394. If not used, this signal can be tied enabled (low or high depending on the polarity set). The application can use HSDI_DVALID or HSDI_SYNC to validate the HSDI data.

7

8

Α

В

С

D

Ε

F

5

5

DV-47Ai

6

139

1	 2	3	4

Pin Name	Pin No	I/O	Description
HSDI1_SYNC	156	1/0	HSDI Port 1 Sync Signal. Programmable. Default active high. This signal is used to indicate the start of packet For transmit onto 1394, this signal is provided by the system with the data. For receive from 1394, iceLynx-Micro provides this signal with the data. If not used in transmit mode, this signal can be tied low or high depending on the polarity. This signal can be used as HSDI1_SACD_FRAME for SACD Transmit and Receive.
DVD-Audio Interfac	e Pins		Transmit and ricceive.
MLPCM_A	14	I/O	Audio MLPCM Interface Ancillary Data. Ancillary data is input/output using this pin. For DVD-Audio, MLPCM_LRCLK determines if Ancillary Left or Ancillary Right data is present. This signal also functions as FLWCTL_A in Flow Control mode
MLPCM_BCLK	9	I/O	Audio MLPCM Interface Bit Clock. Multiple functions: DVD Audio BCK (I) DVD Audio BCK (O) Flow Control BCK (I/O) MLPCM Interface, HSDI1 Audio Port, and HSDI1 video port share buffer 1. Only one interface can access the buffer at a time.
MLPCM_D0	11	I/O	Audio MLPCM Interface D0. Contains Channel 1 and Channel 2 information. MLPCM_LRCLK determines which channel is present. This signal also functions as FLWCTL_D0 in Flow Control mode.
MLPCM_D1	12	I/O	Audio MLPCM Interface D1. Contains Channel 3 and Channel 4 information. MLPCM_LRCLK determines which channel is present. This signal also functions as FLWCTL_D0 in Flow Control mode
MLPCM_D2	13	I/O	Audio MLPCM Interface D2. Contains Channel 5 and Channel 6 information. MLPCM_LRCLK determines which channel is present. This signal also functions as FLWCTL_D0 in Flow Control mode
MLPCM_LRCLK	10	I/O	Audio MLPCM Interface Left-Right Clock. Multiple functions: DVD Audio LRCLK (I) DVD Audio LRCLK (O) Flow Control LRCLK (I/O)

В

С

D

Ε

3 • 4

	•		
Pin Name	Pin No	I/O	Description
Phase Lock Loops Pi	ns		
DIV_VCO	7	0	Output for External Phase Detector. This signal is the divided VCO_CLK. It used by the external phase detector to compare with the REF_SYT signal. The divide ratios are setup in CFR.
PFD	8	0	Output from Internal Phase Detector. This signal can feed directly into the LPF and VCO if the internal phase detector is used.
REF_SYT	6	0	Output for External Phase Detector. This signal represents the SYT match for received audio or DV packets. The phase detector uses it as input to detect differences between the SYT match and the VCO clock.
VCO_CLK	5	I	Input from VCO. This is used to generate internal audio and DV clocks for receive clock recovery. Audio Frequency: 33.868MHz or 36.864MHz. DV Frequency: 30.72MHz
Test Mode Pins			
TEST_MODE0	2	I/O	Test Mode. Used for Internal TI testing. Should be tied low
			for normal operation.
TEST_MODE1	3	I/O	Test Mode. Used for Internal TI testing. Should be tied low for normal operation.
TEST_MODE2	57	I/O	Test Mode. Used for Internal TI testing. Should be tied low
TEST_MODE3	58		for normal operation.

8

Α

В

С

D

Ε

F

141

6

5

5

DV-47Ai 7

• 8

■ PD5787A (ILKB ASSY : IC101)

HOST CPU

Α

В


С

D

Ε


F

Pin Arrangement



3

Block Diagram



142

2

DV-47Ai

7.3 DISC / CONTENT FORMAT PLAYBACK COMPATIBILITY

Disc / Content Format Playback Compatibility

General Disc Compatibility

 This player was designed and engineered to be compatible with software bearing one or more of the following logos.









DVD-Audio

Audio DVD-Video

DVD-R

DVD-RW









Audio CD

Video CD

CD-R

CD-RW



Super Audio CD

 Other formats, including but not limited to the following, are not playable in this player:

Photo CD, DVD-RAM, DVD-ROM, CD-ROM

DVD-R/RW and CD-R/RW discs (Audio CDs and Video CDs) recorded using a DVD recorder, CD recorder or personal computer may not be playable on this machine. This may be caused by a number of possibilities, including but not limited to: the type of disc used; the type of recording; damage, dirt or condensation on either the disc or the player s pick-up lens. See below for notes about particular software and formats.

CD-R/RW Compatibility

 This unit will play CD-R and CD-RW discs recorded in CD Audio or Video CD format, or as a CD-ROM containing MP3 audio files. However, any other content may cause the disc not to play, or create noise/ distortion in the output. Α

В

С

- This unit cannot record CD-R or CD-RW discs.
- Unfinalized CD-R/RW discs recorded as CD Audio can be played, but the full Table of Contents (playing time, etc.) will not be displayed.

DVD-R/RW Compatibility

- This unit will play DVD-R/RW discs that were recorded using the DVD Video format or Video Recording format.
- This unit cannot record DVD-R/RW discs.
- Unfinalized DVD-R/RW discs cannot be played in this player.

143

Ε

7.4 CLEANING



В

С

D

Е

Before shipping out the product, be sure to clean the following positions by using the prescribed cleaning tools:

Position to be cleaned	Cleaning tools		
Pickup lenses	Cleaning liquid: GEM1004		
	Cleaning paper : GED-008		

144


DV-47Ai

3

4

8. PANEL FACILITIES

Front panel



1 U STANDBY/ON

DV-47Ai: Press to switch the player on or into standby

2 i.LINK indicator

Lights when audio is being sent over the i.LINK interface to a compatible component.

3 PROGRESSIVE button/indicator

Press to switch the progressive video output mode between progressive and interlace. The indicator lights in progressive scan mode.

4 VIDEO OFF button/indicator

Press to switch the video output on/off. The indicator lights when the video output is switched off (when listening to a DVD-Audio disc, for example)

5 Disc tray

6 ▲ OPEN/CLOSE

5

Press to open or close the disc tray (when in standby, this button will also switch the power on)

7 **■** (stop)

Press to stop the disc (you can resume playback by pressing ► (play))

8 II (pause)

7

8

В

С

D

Ε

Press to pause playback. Press again to restart

9 ► (play)

Press to start or resume playback (when in standby, this button will also switch the power on)

10 ►► ►► (forward scan/skip)

- Press and hold for fast forward scanning
- Press to jump to the next chapter or track

- Press and hold for fast reverse scanning
- Press to jump back to the beginning of the current chapter or track, then to previous chapters/tracks

12 Display

13 Remote control sensor


The remote control has a range of up to about 23ft. (7m)

14 RW

This mark indicates compatibility with DVD-RW discs recorded on a DVD recorder in Video Recording mode.

-4/AI

Rear panel



When connecting this player up to your TV, AV receiver or other components, make sure that all components are switched off and unplugged.

i. (AUDIO) – i.LINK connectors

4-pin, S400 i.LINK connectors for connection to i.LINK-equipped receivers and other components. Each i.LINK connector acts simultaneously as both input and output.

2 ACIN

В

С

D

Ε

Connect the supplied power cord here, then plug into a power outlet.

4 COMPONENT VIDEO OUT

High quality video output for connection to a TV, monitor or AV receiver that has component video inputs.

Connect using a commercially available three-way component video cable. Be careful to match the colors of the jacks and cables for correct connection.

VIDEO OUT (1&2)

Standard video output(s) that you can connect to your TV or AV receiver using the supplied audio/video cable.

S-VIDEO OUT (1&2)

3

S-Video output(s) that you can use instead of the **VIDEO OUT** jacks.

AUDIO OUT (5.1ch)

Multichannel analog audio outputs for connection to an AV receiver with multichannel inputs.

AUDIO OUT (2ch)

Two channel analog audio outputs for connection to your TV, AV receiver or stereo system.

DIGITAL AUDIO OUT - OPTICAL / 9 COAXIAL


Digital audio outputs for connection to a PCM, Dolby Digital, DTS and/or MPEGcompatible AV receiver.

10 CONTROL IN / OUT

For passing remote control signals to other Pioneer components.

Display

5



1 5.1CH

Lights when analog 5.1 channel output is selected

2 V-PART

Lights when playing a video part of a DVD disc

3 PRGSVE

Lights when the video output is progressive scan

4 600

Lights during multi-angle scenes on a DVD disc

5 GUI (Graphical User Interface)

Lights when a menu is displayed on-screen

6 GRP

Indicates that the character display is showing a DVD-Audio group number

7 TITLE

Indicates that the character display is showing a DVD-Video title number

8

Lights when DOV/TruSurround is active

9 TRK

Indicates that the character display is showing a track number

8

В

С

Ε

10 CHP

Indicates that the character display is showing a DVD chapter number

11 REMAIN

Lights when the character display is showing the time or number of tracks/titles/chapters remaining

12 Character display

13 II

Lights when a disc is paused

14 ▶

Lights when a disc is playing

15 DDD

Lights when a Dolby Digital soundtrack is playing

16 DTS

Lights when a DTS soundtrack is playing

-4/AI

Remote control



В


С

D

Ε

Tip

• **DV-47Ai:** All buttons glow slightly in the dark for ease of use.



1 也 (STANDBY/ON)

Press to switch the player on or into standby

2 DISPLAY

Press to display information about the disc playing

3 AUDIO

Press to select the audio channel or language

4 SETUP

Press to display (or exit) the on-screen display

5 ENTER & Joystick

Use to navigate on-screen displays and menus. Press **ENTER** to select an option or execute a command

6 & (RETURN)

Press to return to a previous menu screen

7 V.ADJ (VIDEO ADJUST)

Press to display the Video Adjust menu

8 ■

Press to stop the disc (you can resume playback by pressing ► (play))

9 ▶

Press to start or resume playback

10 |◀◀ ▶▶|

Press to jump to the start of the previous / next chapter / track

11 PLAY MODE

Press to display the Play Mode menu (You can also get to the Play Mode menu by pressing **SETUP** and selecting **Play Mode**)

12 Number buttons

5

13 MENU

Press to display a DVD disc menu, or the Disc Navigator if a DVD-RW, CD, Video CD or MP3 disc is loaded

14 ▲ OPEN/CLOSE

Press to open or close the disc tray

15 ANGLE

Press to change the camera angle during DVD multi-angle scene playback

16 SUBTITLE

Press to select a subtitle display

17 TOP MENU

Press to display the top menu of a DVD disc

18 MULTI DIAL

Use for scanning and slow motion control

19 Jog indicator

Lights when multi dial is in jog mode

20 JOG (JOG MODE)

Press to put switch jog mode on/off. When on, use the **MULTI DIAL** to advance or reverse frames

21 FL (DIMMER)

Press to change the display brightness

22 II

Press to pause playback; press again to restart

23 **◄** and **◄** | / **▶ ▶** and **!** | **▶** / **!** ▶

Use for reverse / forward slow motion playback, frame reverse / advance and reverse / forward scanning.

24 SURROUND

Press to activate/switch off DOV/TruSurround

В

D

Ε

25 CLEAR

Press to clear a numeric entry

26 ENTER

Press to select an option or execute a command

27 TV CONTROL buttons VOLUME

Use to adjust the volume

CHANNEL

Use to select TV channel

FUNC

Press FUNC to select the TV for remote control operation

28 **め TV**

Press **o** TV to turn the TV s power on or put in to standby